поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM32F103RG датащи(PDF) 60 Page - STMicroelectronics

номер детали STM32F103RG
подробное описание детали  XL-density performance line ARM-based 32-bit MCU with 768 KB to 1 MB Flash, USB, CAN, 17 timers, 3 ADCs, 13 communication interfaces
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F103RG датащи(HTML) 60 Page - STMicroelectronics

Back Button STM32F103RG Datasheet HTML 56Page - STMicroelectronics STM32F103RG Datasheet HTML 57Page - STMicroelectronics STM32F103RG Datasheet HTML 58Page - STMicroelectronics STM32F103RG Datasheet HTML 59Page - STMicroelectronics STM32F103RG Datasheet HTML 60Page - STMicroelectronics STM32F103RG Datasheet HTML 61Page - STMicroelectronics STM32F103RG Datasheet HTML 62Page - STMicroelectronics STM32F103RG Datasheet HTML 63Page - STMicroelectronics STM32F103RG Datasheet HTML 64Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 120 page
background image
Electrical characteristics
STM32F103xF, STM32F103xG
60/120
Doc ID 16554 Rev 3
5.3.8
PLL characteristics
The parameters given in Table 28 are derived from tests performed under ambient
temperature and VDD supply voltage conditions summarized in Table 10.
5.3.9
Memory characteristics
Flash memory
The characteristics are given at TA = –40 to 105 °C unless otherwise specified.
Table 28.
PLL characteristics
Symbol
Parameter
Value
Unit
Min
Typ
Max(1)
1.
Based on characterization, not tested in production.
fPLL_IN
PLL input clock(2)
2.
Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
18.0
25
MHz
PLL input clock duty cycle
40
-
60
%
fPLL_OUT
PLL multiplier output clock
16
-
72
MHz
tLOCK
PLL lock time
-
-
200
µs
Jitter
Cycle-to-cycle jitter
-
-
300
ps
Table 29.
Flash memory characteristics
Symbol
Parameter
Conditions
Min
Typ
Max(1)
1.
Guaranteed by design, not tested in production.
Unit
tprog
16-bit programming time
TA = –40 to +105 °C
40
52.5
70
µs
tERASE Page (2 KB) erase time
TA = –40 to +105 °C
20
-
40
ms
tME
Mass erase time
TA = –40 to +105 °C
20
-
40
ms
IDD
Supply current
Read mode
fHCLK = 72 MHz with 2 wait
states, VDD = 3.3 V
--
28
mA
Write mode
fHCLK = 72 MHz, VDD = 3.3 V
--
7
mA
Erase mode
fHCLK = 72 MHz, VDD = 3.3 V
--
5
mA
Power-down mode / Halt,
VDD = 3.0 to 3.6 V
-
-
50
µA
Vprog
Programming voltage
2
-
3.6
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com