 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
WM8952ECS/RV датащи(PDF) 44 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8952ECS/RV датащи(HTML) 44 Page - Wolfson Microelectronics plc |
|
|
44 / 72 page  WM8952 Pre Production w PP, Rev 3.1, June 2011 44 MASTER CLOCK AND PHASE LOCKED LOOP (PLL) The WM8952 has an on-chip phase-locked loop (PLL) circuit that can be used to: • Generate master clocks for the WM8952 audio functions from another external clock, e.g. in telecoms applications. • Generate an output clock, on GPIO, for another part of the system (derived from an existing audio master clock). Table 32 shows the PLL and internal clocking arrangement on the WM8952. The PLL is enabled or disabled by the PLLEN register bit. Note: In order to minimise current consumption, the PLL is disabled when the VMIDSEL[1:0] bits are set to 00b. VMIDSEL[1:0] must be set to a value other than 00b to enable the PLL. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R1 Power Management 1 5 PLLEN 0 PLL enable 0=PLL off 1=PLL on Table 32 PLLEN Control Bit Figure 24 PLL and Clock Select Circuit |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
