поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8952ECS/RV датащи(PDF) 42 Page - Wolfson Microelectronics plc

номер детали WM8952ECS/RV
подробное описание детали  Mono ADC with Microphone Pre-amplifier
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8952ECS/RV датащи(HTML) 42 Page - Wolfson Microelectronics plc

Back Button WM8952ECS/RV Datasheet HTML 38Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 39Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 40Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 41Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 42Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 43Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 44Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 45Page - Wolfson Microelectronics plc WM8952ECS/RV Datasheet HTML 46Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 72 page
background image
WM8952
Pre Production
w
PP, Rev 3.1, June 2011
42
AUDIO INTERFACE CONTROL
The register bits controlling audio format, word length and master / slave mode are summarised
below.
Register bit MS selects audio interface operation in master or slave mode. In Master mode BCLK,
and FRAME are outputs. The frequency of BCLK and FRAME in master mode are controlled with
BCLKDIV. These are divided down versions of master clock. This may result in short BCLK pulses
at the end of a frame if there is a non-integer ratio of BCLKs to FRAME clocks.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R4
Audio interface
control
9
LOUTR
0
LOUTR control
0=normal
1=Input mono channel data output on
both left and right channels
8
BCP
0
BCLK polarity
0=normal
1=inverted
7
FRAMEP
0
Frame clock polarity (for RJ, LJ and I2S
formats)
0=normal
1=inverted
DSP Mode control
1 = Configures interface so that MSB is
available on 1st BCLK rising edge after
FRAME rising edge
0 = Configures interface so that MSB is
available on 2nd BCLK rising edge after
FRAME rising edge
6:5
WL
10
Word length
00 = 16 bits
01 = 20 bits
10 = 24 bits
11 = 32 bits (see note)
4:3
FMT
10
Audio interface Data Format Select:
00=Right Justified
01=Left Justified
10=I2S format
11= DSP/PCM mode
1
ALRSWAP
0
Controls whether ADC data appears in
‘right’ or ‘left’ phases of FRAME clock:
0=ADC data appear in ‘left’ phase of
FRAME
1=ADC data appears in ‘right’ phase of
FRAME
R5
Companding
Control
5
WL8
0
8 Bit Word Length Enable
Only recommended for use with
companding
0=Word Length controlled by WL
1=8 bits
Table 29 Audio Interface Control
Note: Right Justified Mode will only operate with a maximum of 24 bits. If 32-bit mode is selected the
device will operate in 24-bit mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com