ADF4113BCP datasheet(11/24 Pages) AD

11 / 24 page

REV. 0

ADF4110/ADF4111/ADF4112/ADF4113

–11–

PROGRAMMABLE

DELAY

CLR2

CLR1

CHARGE

PUMP

DOWN

ABP1

ABP2

R DIVIDER

N DIVIDER

CP OUTPUT

R DIVIDER

N DIVIDER

CPGND

Figure 27. PFD Simpliﬁed Schematic and Timing

(In Lock)

MUXOUT AND LOCK DETECT

The output multiplexer on the ADF4110 family allows the

user to access various internal points on the chip. The state of

MUXOUT is controlled by M3, M2 and M1 in the function

latch. Table V shows the full truth table. Figure 28 shows the

MUXOUT section in block diagram form.

Lock Detect

MUXOUT can be programmed for two types of lock detect:

digital lock detect and analog lock detect.

Digital lock detect is active high. When LDP in the R counter

latch is set to 0, digital lock detect is set high when the phase

error on three consecutive Phase Detector cycles is less than 15 ns.

With LDP set to 1, five consecutive cycles of less than 15 ns

are required to set the lock detect. It will stay set high until a

phase error of greater than 25 ns is detected on any subsequent

PD cycle.

The N-channel open-drain analog lock detect should be oper-

ated with an external pull-up resistor of 10 k

Ω nominal. When

lock has been detected this output will be high with narrow low-

going pulses.

CONTROL

MUX

DVDD

MUXOUT

DGND

ANALOG LOCK DETECT

DIGITAL LOCK DETECT

R COUNTER OUTPUT

N COUNTER OUTPUT

SDOUT

Figure 28. MUXOUT Circuit

INPUT SHIFT REGISTER

The ADF4110 family digital section includes a 24-bit input shift

a 6-bit A counter and a 13-bit B counter. Data is clocked into

the 24-bit shift register on each rising edge of CLK. The data is

clocked in MSB ﬁrst. Data is transferred from the shift register

to one of four latches on the rising edge of LE. The destination

latch is determined by the state of the two control bits (C2, C1)

in the shift register. These are the two LSBs DB1, DB0 as

shown in the timing diagram of Figure 1. The truth table for

these bits is shown in Table VI. Table I shows a summary of

how the latches are programmed.

Table I. C2, C1 Truth Table

Control Bits

Data Latch

R Counter

N Counter (A and B)

Function Latch (Including Prescaler)

Initialization Latch

ADF4113BCP датащи(PDF) 11 Page - Analog Devices

ADF4113BCP датащи(HTML) 11 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

датащи скачать

ссылки URL