PXS20 datasheet(75/119 Pages) FREESCALE

75 / 119 page

Electrical characteristics

PXS20 Microcontroller Data Sheet, Rev. 1

Preliminary—Subject to Change Without Notice

Freescale Semiconductor

3.4

Thermal characteristics

VSS_LV_REGCOR

4 SR Internal reference voltage

—

VDD_LV_CORx

SR Internal supply voltage

—

VSS_LV_CORx

SR Internal reference voltage

—

VDD_LV_PLL

SR Internal supply voltage

—

VSS_LV_PLL

SR Internal reference voltage

—

SR Ambient temperature under bias

fCPU  120 MHz

–40

125

°C

SR Junction temperature under bias

—

–40

150

°C

1 Full functionality cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics

and I/Os DC electrical specification may not be guaranteed.

2 V

DD_HV_ADR0 and VDD_HV_ADR1 cannot be operated at different voltages, and need to be supplied by the same

voltage source.

3 Can be connected to emitter of external NPN. Low voltage supplies are not under user control. They are produced

by an on-chip voltage regulator.

4 For the device to function properly, the low voltage grounds (V

SS_LV_xxx) must be shorted to high voltage grounds

(VSS_HV_xxx) and the low voltage supply pins (VDD_LV_xxx) must be connected to the external ballast emitter, if one

is used.

Table 10. Thermal characteristics for 144 LQFP package1

1 Thermal characteristics are targets based on simulation that are subject to change per device characterization.

Symbol

Parameter

Conditions

Value Unit

RJA

Thermal resistance, junction-to-ambient natural

convection2

2 Junction-to-Ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board

meets JEDEC specification for this package.

Single layer board – 1s

°C/W

Four layer board – 2s2p

RJMA

Thermal resistance, junction-to-ambient forced

convection at 200 ft/min

Single layer board – 1s

°C/W

Four layer board – 2s2p

RJB

Thermal resistance junction-to-board3

3 Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC

specification for the specified package.

—22

°C/W

RJC

Thermal resistance junction-to-case4

4 Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate

temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

—8

°C/W



Junction-to-package-top natural convection5

5 Thermal characterization parameter indicating the temperature difference between the package top and the

junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization

parameter is written as Psi-JT.

—3

°C/W

Table 9. Recommended operating conditions (3.3 V) (continued)

Symbol

Parameter

Conditions

Min

Max1

Unit

PXS20 датащи(PDF) 75 Page - Freescale Semiconductor, Inc

PXS20 датащи(HTML) 75 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL