WM8351 datasheet(71/330 Pages) WOLFSON

71 / 330 page

Production Data

WM8351

PD, April 2012, Rev 4.5

13.5 ANALOGUE TO DIGITAL CONVERTER (ADC)

The high-performance stereo ADC within the WM8351 converts analogue input signals to the digital

domain. It uses a multi-bit, over-sampled sigma-delta architecture. The ADC’s over-sampling rate is

selectable to control the trade-off between best audio performance and lowest power consumption. A

variety of digital filtering stages process the ADC’s digital output signal before it is sent to the

WM8351 audio interface. These include:



digital decimation and filtering needed for the ADC



digital volume control



A programmable high-pass filter

The audio ADC supports all commonly used audio sampling rates between 8kHz and 48kHz (see

Figure 40).

Figure 40 ADC Digital Filter Path

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R11 (0Bh)

Power Mgmt 4

ADCL_ENA

Left ADC enable

0 = disabled

1 = enabled

When ADCR and ADCL are used

together as a stereo pair, then both

ADCs must be enabled together using

a single register write to Register R11

(0Bh).

R66 (42h)

ADC Digital

Volume L

R11 (0Bh)

Power Mgmt 4

ADCR_ENA

Right ADC enable

0 = disabled

1 = enabled

When ADCR and ADCL are used

together as a stereo pair, then both

ADCs must be enabled together using

a single register write to Register R11

(0Bh).

R67 (43h)

ADC Digital

Volume R

R64 (40h)

ADC Control

ADCL_DATINV

ADC Left channel polarity:

0 = Normal

1 = Inverted

ADCR_DATINV

ADC Right Channel Polarity

0 = Normal

1 = Inverted

Note:

ADCL_ENA and ADCR_ENA can be accessed through R11 or through R66/R67. Reading from

or writing to either register location has the same effect.

Table 26 Enabling the ADC Left and Right Channels

When ADCR and ADCL are used together as a stereo pair, then it is important that ADCR_ENA and

ADCL_ENA are enabled at the same time using a single register write. This must be implemented by

writing to the bits in Register R11 (0Bh). This ensures that the system starts up both channels in a

synchronous manner.

WM8351 датащи(PDF) 71 Page - Wolfson Microelectronics plc

WM8351 датащи(HTML) 71 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL