| поискавой системы для электроныых деталей |
|
WM8351 датащи(PDF) 34 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8351 датащи(HTML) 34 Page - Wolfson Microelectronics plc |
|
34 / 330 page ![]() WM8351 Production Data w PD, April 2012, Rev 4.5 34 10.4 AUDIO INTERFACE TIMING - TDM MODE In TDM mode, it is important that two ADC devices to not attempt to drive the ADCDAT pin simultaneously. The timing of the WM8351 ADCDAT tri-stating at the start and end of the data transmission is described in Figure 17 and the table below. Figure 17 Digital Audio Data Timing - TDM Mode Test Conditions DBVDD = 3.3V, DGND = 0V, TA=+25 oC, Master Mode, fs=48kHz, 24-bit data, unless otherwise stated. PARAMETER CONDITIONS MIN TYP MAX UNIT Audio Data Timing Information ADCDAT setup time from BCLK falling edge DCVDD = 3.6V 5 ns DCVDD = 1.8V 15 ns ADCDAT release time from BCLK falling edge DCVDD = 3.6V 5 ns DCVDD = 1.8V 15 ns |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |