ADS5294IPFPR datasheet(11/67 Pages) TI1

11 / 67 page

ADS5294

www.ti.com

SLAS776B – NOVEMBER 2011 – REVISED JULY 2012

Table 1. LVDS Timing at Different Sampling Frequencies - 2 Wire Interface, 7x Serialization (1)

LVDS Output Rate (MSPS)

Setup Time (tsu), ns

Hold Time (tH), ns

tPROG = (6/7) × T + tdelay, ns

(2)

Zero-Crossing of LCLKP to

Data Valid to Zero-

tPROG = delay from Input clock zero-cross

Data Becoming Invalid

Crossing of LCLKP

rising edge to frame clock zero cross (rising

Fs = 1/T

(both edges)

edge)

(both edges)

MIN

TYP

MAX

MIN

TYP

MAX

MIN

TYP

MAX

0.34

0.57

0.55

0.8

9.5

0.35

0.64

0.8

1.1

9.5

0.7

0.9

1.2

1.5

9.5

1.3

1.6

1.85

9.5

1.7

2.3

9.5

2.9

3.2

3.5

9.5

6.5

6.7

9.5

(1)

Bit clock and Frame clock jitter has been included in the Setup and hold timing.

(2)

Values below correspond to tdelay, NOT tPROG

Table 2. LVDS Timing at Different Sampling Frequencies - 1 Wire Interface, 14x Serialization (1)

LVDS Output Rate (MSPS)

Setup Time (tsu), ns

Hold Time (tH), ns

tPROG = (5/7) × T + tdelay, ns

(2)

Zero-Crossing of LCLKP to

Data Valid to Zero-

tPROG = delay from Input clock zero-cross

Data Becoming Invalid

Crossing of LCLKP

rising edge to frame clock zero cross (rising

Fs = 1/T

(both edges)

edge)

(both edges)

MIN

TYP

MAX

MIN

TYP

MAX

MIN

TYP

MAX

0.28

0.48

0.28

0.6

7.5

10.5

0.5

0.68

0.54

0.8

7.5

10.5

0.62

0.8

1.25

7.5

10.5

1.2

1.4

1.6

1.9

7.5

10.5

3.1

3.3

3.5

7.5

10.5

(1)

Bit clock and Frame clock jitter has been included in the Setup and hold timing.

(2)

Values below correspond to tdelay, NOT tPROG

Submit Documentation Feedback

Product Folder Link(s) :ADS5294

ADS5294IPFPR датащи(PDF) 11 Page - Texas Instruments

ADS5294IPFPR датащи(HTML) 11 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

датащи скачать

ссылки URL