SC508 datasheet(25/32 Pages) SEMTECH

25 / 32 page

SC508/SC508A

Applications Information (continued)

exists. Adding the C

TOP capacitor will couple more ripple

into FB to help eliminate the problem. An optional con-

nection on the PCB should be available for this capacitor.

VOUT

To FB pin

CTOP

Figure 16 — Capacitor Coupling to FB Pin

NOTE: The C

TOP capacitor can moderately affect the DC output volt-

age, refer to the section on V

OUT voltage selection.

ESR loop instability is caused by insufficient ESR. The

details of this stability issue are discussed in the ESR

Requirements section. The best method for checking sta-

bility is to apply a zero-to-full load transient and observe

the output voltage ripple envelope for overshoot and

ringing. Ringing for more than one cycle after the initial

step is an indication that the ESR should be increased.

One simple way to solve this problem is to add trace resis-

tance in the high current output path. A side effect of

adding trace resistance is decreased load regulation.

ESR Requirements

A minimum ESR is required for two reasons. One reason is

to generate enough output ripple voltage to provide

10mVp-p at the FB pin (after the resistor divider) to avoid

double-pulsing.

The second reason is to prevent instability due to insuffi-

cient ESR. The on-time control regulates the valley of the

output ripple voltage. This ripple voltage is the sum of the

two voltages. One is the ripple generated by the ESR, the

other is the ripple due to capacitive charging and dis-

charging during the switching cycle. For most applica-

tions the minimum ESR ripple voltage is dominated by the

output capacitors, typically SP or POSCAP devices. For

stability the ESR zero of the output capacitor should be

lower than approximately one-third the switching fre-

quency. The formula for minimum ESR is shown by the

following equation.

OUT

MIN

Using Ceramic Output Capacitors

When using high ESR value capacitors, the feedback

voltage ripple lags the phase node voltage by 90 degrees

and the converter is easily stabilized. When using ceramic

output capacitors, the ESR value is normally too small to

meet the above ESR criteria. As a result, the feedback

voltage ripple is 180 degrees from the phase node leading

to unstable operation. In this application it is necessary to

add a small virtual ESR network that is composed of two

capacitors and one resistor, as shown by R

L, CL, and CC in

Figure 17.

COUT

DCR

D x VIN

Figure 17 — Virtual ESR Ramp Circuit

The ripple voltage at FB is a superposition of two voltage

sources: the voltage across C

L and the output ripple

voltage. They are defined in the following equations.

SC508 датащи(PDF) 25 Page - Semtech Corporation

SC508 датащи(HTML) 25 Page - Semtech Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

датащи скачать

ссылки URL