поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AFS090 датащи(PDF) 43 Page - Microsemi Corporation

номер детали AFS090
подробное описание детали  Fusion Family of Mixed Signal FPGAs
PDF  334 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROSEMI [Microsemi Corporation]
домашняя страница  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

AFS090 датащи(HTML) 43 Page - Microsemi Corporation

Back Button AFS090 Datasheet HTML 39Page - Microsemi Corporation AFS090 Datasheet HTML 40Page - Microsemi Corporation AFS090 Datasheet HTML 41Page - Microsemi Corporation AFS090 Datasheet HTML 42Page - Microsemi Corporation AFS090 Datasheet HTML 43Page - Microsemi Corporation AFS090 Datasheet HTML 44Page - Microsemi Corporation AFS090 Datasheet HTML 45Page - Microsemi Corporation AFS090 Datasheet HTML 46Page - Microsemi Corporation AFS090 Datasheet HTML 47Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 334 page
background image
Fusion Family of Mixed Signal FPGAs
R e visio n 2
2 - 27
Global Input Selections
Each global buffer, as well as the PLL reference clock, can be driven from one of the following (Figure 2-
22):
3 dedicated single-ended I/Os using a hardwired connection
2 dedicated differential I/Os using a hardwired connection
The FPGA core
Notes:
1. Represents the global input pins. Globals have direct access to the clock conditioning block and are not
routed via the FPGA fabric. Refer to the "User I/O Naming Convention" section on page 2-160 for more
information.
2. Instantiate the routed clock source input as follows:
a) Connect the output of a logic element to the clock input of the PLL, CLKDLY, or CLKINT macro.
b) Do not place a clock source I/O (INBUF or INBUF_LVPECL/LVDS) in a relevant global pin location.
3. LVDS-based clock sources are available in the east and west banks on all Fusion devices.
Figure 2-22 • Clock Input Sources Including CLKBUF, CLKBUF_LVDS/LVPECL, and CLKINT
+
+
Source for CCC
(CLKA or CLKB or CLKC)
Each shaded box represents an
input buffer called out by the
appropriate name: INBUF or
INBUF_LVDS/LVPECL.
To Core
Routed Clock
(from FPGA core)
2
Sample Pin Names
GAA0
1
GAA1
1
GAA2
1
GAA[0:2]: GA represents global in the northwest corner
of the device. A[0:2]: designates specific A clock source.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com