поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCD212 датащи(PDF) 25 Page - Motorola, Inc

номер детали MCD212
подробное описание детали  Video Decoder and System Controller(with JTAG)
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MOTOROLA [Motorola, Inc]
домашняя страница  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MCD212 датащи(HTML) 25 Page - Motorola, Inc

Back Button MCD212 Datasheet HTML 21Page - Motorola, Inc MCD212 Datasheet HTML 22Page - Motorola, Inc MCD212 Datasheet HTML 23Page - Motorola, Inc MCD212 Datasheet HTML 24Page - Motorola, Inc MCD212 Datasheet HTML 25Page - Motorola, Inc MCD212 Datasheet HTML 26Page - Motorola, Inc MCD212 Datasheet HTML 27Page - Motorola, Inc MCD212 Datasheet HTML 28Page - Motorola, Inc MCD212 Datasheet HTML 29Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 87 page
background image
MCD212
4–2
MOTOROLA
Table 4–1. Address Map of the DRAM Banks
Address Range
A22
A21
A20
A19
A18
TD = 0
TD = 1
h000000 – h03FFFF
0
0
0
0
0
bank 1
bank 1
h040000 – h07FFFF
0
0
0
0
1
bank 2
bank 1
h080000 – h0BFFFF
0
0
0
1
0
bank 1
h0C0000 – h0FFFFF
0
0
0
1
1
bank 1
h100000 – h13FFFF
0
0
1
0
0
bank 2
h140000 – h17FFFF
0
0
1
0
1
bank 2
h180000 – h1BFFFF
0
0
1
1
0
bank 2
h1C0000 – h1FFFFF
0
0
1
1
1
bank 2
h200000 – h23FFFF
0
1
0
0
0
bank 1
bank 1
h240000 – h27FFFF
0
1
0
0
1
bank 2
bank 1
h280000 – h2BFFFF
0
1
0
1
0
bank 1
h2C0000 – h2FFFFF
0
1
0
1
1
bank 1
h300000 – h33FFFF
0
1
1
0
0
bank 2
h340000 – h37FFFF
0
1
1
0
1
bank 2
h380000 – h3bFFFF
0
1
1
1
0
bank 2
h3c0000 – h3FFFFF
0
1
1
1
1
bank 2
4.2
DRAM ACCESS AND ARBITRATION
The VDSC allows the DRAM to be used simultaneously as both video and system memory so that a
CPU can access any location of the entire memory space even during active video display time.
Additionally, the DRAM bus can be accessed by several masters and an arbitration scheme is imple-
mented to provide each master with a guaranteed access time.
The various masters are:
• The System Bus (CPU or DMA cycles)
• Display Decoder 1
• Display Decoder 2
• ICA/DCA Controller 1
• ICA/DCA Controller 2
• The DRAM Refresh Controller
The DRAM access consists of consecutive display periods of 32 CLK cycles, which are subdivided into
four slots (see Figure 4–1). The CH#1 slot is used by a video related function of channel 1 (display
decoder 1 or ICA/DCA controller 1). The CH#2 slot is used by a video related function of channel 2
(display decoder 2 or ICA/DCA decoder 2). The DRAM refresh controller uses the CH#1 and CH#2
slots for RAS only refresh with two DRAM rows per slot. The system slots are available for a DRAM
access from the system bus (e.g., CPU or DMA cycles) once every 16 CLK periods.
16 CYCLES
16 CYCLES
1 DISPLAY PERIOD (32 CYCLES)
NEXT DISPLAY PERIOD
CH#1
CH#2
CH#1
CH#2
SYS.
SYS.
SYS.
SYS.
Figure 4–1. DRAM Access



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com