поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCD212 датащи(PDF) 21 Page - Motorola, Inc

номер детали MCD212
подробное описание детали  Video Decoder and System Controller(with JTAG)
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MOTOROLA [Motorola, Inc]
домашняя страница  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MCD212 датащи(HTML) 21 Page - Motorola, Inc

Back Button MCD212 Datasheet HTML 17Page - Motorola, Inc MCD212 Datasheet HTML 18Page - Motorola, Inc MCD212 Datasheet HTML 19Page - Motorola, Inc MCD212 Datasheet HTML 20Page - Motorola, Inc MCD212 Datasheet HTML 21Page - Motorola, Inc MCD212 Datasheet HTML 22Page - Motorola, Inc MCD212 Datasheet HTML 23Page - Motorola, Inc MCD212 Datasheet HTML 24Page - Motorola, Inc MCD212 Datasheet HTML 25Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 87 page
background image
MCD212
3–2
MOTOROLA
The result of a reset will be a constant black level at the RGB outputs and no video synchronization
output.
The active low reset pin must be connected to the system reset signal. The RSTIN also has an effect
on the clock output CLK2 (see Figure 3–2). Two different waveforms for CLK2 are possible. It can be
seen that CLK2 is present during and after reset.
CLK
RSTIN
CLK2
OR
CLK2
Figure 3–2. CLK2 Clocking and Resetting
CLK2 is clocked by the positive edge of CLK. Its phase after reset is related to the rising edge of
RSTIN. CLK2 is always the inverse of CLK2.
3.3
VDSC INITIALIZATION SEQUENCE
In order to have a proper start–up, register CSR1W must be initialized to the DRAM used. Display and
control data must be loaded in DRAM.
Register DCR1 must be initialized to the required display mode at a rising edge of the DA–bit (CSR1R
register). At a falling edge of the DA–bit (CSR1R register), the DE–bit (DCR1 register) must be set.
Now video synchronization is generated. On the next rising edge of the DA–bit, the IC1 bit (DCR1
register) and IC2–bit (DCR2 register) must be set and on the next falling edge of the DA–bit the
DC1–bit (DCR1 register) and DC2–bit (DCR2 register) must be set. Now the RGB outputs will generate
a picture.
3.4
MEMORY SWAPPING
After RSTIN is released the first four 680X0 word accesses are counted. If CS is asserted at such a
word access, a chip select to the ROM is given.
The 680X0 first four accesses correspond to the SSP (System Stack Pointer) and the PC (Program
Counter). The SSP and PC must be located at address h400000 and h400004 which are decoded
during the swapping. Address h0 to h7 are normally decoded afterwards.
RTSIN
U/LDS
ADDRESS
ACCESS TYPE
h0
h2
h4
h6
PC
ROM
ROM
ROM
ROM
ROM OR RAM
ROM
Figure 3–3. Memory Swapping Timing Chart



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com