MPC8544E datasheet(25/117 Pages) FREESCALE

25 / 117 page

MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5

Freescale Semiconductor

Enhanced Three-Speed Ethernet (eTSEC), MII Management

8.3

SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-coupled serial link from the dedicated SerDes 2 interface of

MPC8544E as shown in Figure 7, where CTX is the external (on board) AC-coupled capacitor. Each output

pin of the SerDes transmitter differential pair features 50-

Ω output impedance. Each input of the SerDes

receiver differential pair features 50-

Ω on-die termination to SGND_SRDS2 (xcorevss). The reference

circuit of the SerDes transmitter and receiver is shown in Figure 7.

When an eTSEC port is configured to operate in SGMII mode, the parallel interface’s output signals of

this eTSEC port can be left floating. The input signals should be terminated based on the guidelines

described in Section 21.5, “Connection Recommendations,” as long as such termination does not violate

the desired POR configuration requirement on these pins, if applicable.

When operating in SGMII mode, the eTSEC EC_GTX_CLK125 clock is not required for this port. Instead,

SerDes reference clock is required on SD2_REF_CLK and SD2_REF_CLK pins.

8.3.1

AC Requirements for SGMII SD2_REF_CLK and SD2_REF_CLK

Table 23 lists the SGMII SerDes reference clock AC requirements. Please note that SD2_REF_CLK and

SD2_REF_CLK are not intended to be used with, and should not be clocked by, a spread spectrum clock

source.

8.3.2

SGMII Transmitter and Receiver DC Electrical Characteristics

Table 24 and Table 25 describe the SGMII SerDes transmitter and receiver AC-coupled DC electrical

characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD2_TX[n] and

SD2_TX[n]) as depicted in Figure 8.

Table 23. SD2_REF_CLK and SD2_REF_CLK AC Requirements

Symbol

Parameter Description

Min

Typical

Max

Units

Notes

tREF

REFCLK cycle time

—

10 (8)

—

tREFCJ

REFCLK cycle-to-cycle jitter. Difference in the period of any

two adjacent REFCLK cycles

——

100

—

tREFPJ

Phase jitter. Deviation in edge location with respect to

mean edge location

–50

—

Note:

1. 8 ns applies only when 125 MHz SerDes2 reference clock frequency is selected via cfg_srds_sgmii_refclk during POR.

Table 24. DC Transmitter Electrical Characteristics

Parameter

Symbol

Min

Typ

Max

Unit

Notes

Supply Voltage

VDD_SRDS2

0.95

1.0

1.05

—

Output high voltage

VOH

——

VOS-max + |VOD|–max/2

Output low voltage

VOL

VOS-min –|VOD|-max/2

—

Output ringing

VRING

——

—

MPC8544E датащи(PDF) 25 Page - Freescale Semiconductor, Inc

MPC8544E датащи(HTML) 25 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL