| поискавой системы для электроныых деталей |
|
MPC8533E датащи(PDF) 106 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8533E датащи(HTML) 106 Page - Freescale Semiconductor, Inc |
|
106 / 112 page ![]() MPC8533E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4 106 Freescale Semiconductor System Design Information 21.9.1 Termination of Unused Signals If the JTAG interface and COP header will not be used, Freescale recommends the following connections: •TRST should be tied to HRESET through a 0-k Ω isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 65. If this is not possible, the isolation resistor will allow future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations. • No pull-up/pull-down is required for TDI, TMS, or TDO. Figure 64 shows the COP connector physical pinout. Figure 64. COP Connector Physical Pinout 3 13 9 5 1 6 10 15 11 7 16 12 8 4 KEY No pin 1 2 COP_TDO COP_TDI COP_RUN/STOP NC COP_TRST COP_VDD_SENSE COP_CHKSTP_IN NC NC GND COP_TCK COP_TMS COP_SRESET COP_HRESET COP_CHKSTP_OUT |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |