поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST7LNB1Y0 датащи(PDF) 31 Page - STMicroelectronics

номер детали ST7LNB1Y0
подробное описание детали  DiSEqC??slave microcontroller for SaTCR based LNBs and switchers
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LNB1Y0 датащи(HTML) 31 Page - STMicroelectronics

Back Button ST7LNB1Y0 Datasheet HTML 27Page - STMicroelectronics ST7LNB1Y0 Datasheet HTML 28Page - STMicroelectronics ST7LNB1Y0 Datasheet HTML 29Page - STMicroelectronics ST7LNB1Y0 Datasheet HTML 30Page - STMicroelectronics ST7LNB1Y0 Datasheet HTML 31Page - STMicroelectronics ST7LNB1Y0 Datasheet HTML 32Page - STMicroelectronics ST7LNB1Y0 Datasheet HTML 33Page - STMicroelectronics ST7LNB1Y0 Datasheet HTML 34Page - STMicroelectronics ST7LNB1Y0 Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 36 page
background image
ST7LNB1Y0
Electrical characteristics
31/36
5.7
Control pin characteristics
5.7.1
Asynchronous RESET pin
Table 31.
Asynchronous RESET pin characteristics(1)(2)(3)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL
Input low level voltage
0.3VDD
V
VIH
Input high level voltage
0.7VDD
Vhys
Schmitt trigger voltage hysteresis(4)
1V
VOL
Output low level voltage(5)
VDD=5 V
IIO=+5mA
0.5
1.0
V
IIO=+2mA
0.2
0.4
RON
Pull-up equivalent resistor(4)(6)
VDD=5V
20
40
80
k
Ω
tw(RSTL)out
Generated reset pulse duration
Internal reset sources
30
µs
th(RSTL)in
External reset pulse hold time(7)
20
µs
tg(RSTL)in
Filtered glitch duration(8)
200
ns
1.
The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can
be damaged when the ST7 generates an internal reset (LVD or watchdog).
2.
Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin can go below the
VIL max. level specified in Section 5.7.1 on page 31. Otherwise the reset will not be taken into account internally.
3.
Because the reset circuit is designed to allow the internal RESET to be output in the RESET pin, the user must ensure that
the current sunk on the RESET pin (by an external pull-up for example) is less than the absolute maximum value specified
for IINJ(RESET) in Section Table 19. on page 22.
4.
Data based on characterization results, not tested in production.
5.
The IIO current sunk must always respect the absolute maximum rating specified in Table 19 and the sum of IIO (I/O ports
and control pins) must not exceed IVSS.
6.
The RON pull-up equivalent resistor is based on a resistive transistor. Specified for voltage on RESET pin between VILmax
and VDD.
7.
To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on
RESET pin with a duration below th(RSTL)in can be ignored.
8.
The reset network protects the device against parasitic resets.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com