IXP45X datasheet(136/148 Pages) INTEL

136 / 148 page

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors—Datasheet

Intel® IXP45X and Intel® IXP46X Product Line of Network Processors

Datasheet

August 2006

136

Document Number: 306261-004US

Table 75.

HPI-16 Non-Multiplexed Read Accesses Values

Symbol

Parameter

Min

Max.

Units

Notes

Tadd_setup

Valid time that address is asserted on the line. The address is

asserted at the same time as chip select.

Cycles

1, 5, 6

Tcs2hds1val

Delay from chip select being active and the HDS1 data strobe

being active.

Cycles

5, 6

Thds1_pulse

Pulse width of the HDS1 data strobe

Cycles

2, 4, 5

Tdata_setup

Data is valid from the time from of the falling edge of

HDS1_N to when the data is read.

Cycles

3, 5, 6

Trecov

Time required between successive accesses on the expansion

interface.

217

Cycles

4, 6

Notes:

The address phase parameter (T1) must be set to a minimum value of 2. This value allows three T

clocks for the address phase. This setting is required to ensure that in the event of an HRDY, the

IXP45X/IXP46X network processors have had sufficient time to recognize the HRDY and hold the

address phase for at least one clock pulse after the HRDY is de-active.

The data setup phase parameter (T2) must be set to a minimum value of 2. This value allows three T

clocks for setup phase.

The data strobe phase parameter (T3) must be set to a minimum value of 1. This value allows two T

clocks for the data phase. This setting is required to ensure that in the event of an HRDY, the IXP45X/

IXP46X network processors have had sufficient time to recognize the HRDY and hold the data setup

phase for at least one clock pulse after the HRDY is de-active

Setting the recovery phase parameter (T5) will adjust the duration between successive accesses on

the Expansion Bus interface.

HRDY can be asserted by the DSP at any point in the access. The interface will not leave states T1 or

T3 until HRDY is de-active

One cycle is the period of the Expansion Bus clock.

Timing was designed for a system load between 5pF and 60pF for high drive setting

Figure 40.

HPI*-16 Non-Multiplexed Read Mode

B-01

Valid

Valid Data

Valid

EX_ADDR[23:0]

(ha)

EX_RDY_N

(hrdy)

EX_DATA

(hdout)

EX_CS_N

(hcs_n)

EX_WR_N

(hds1_n)

EX_RD_N

(hr_w_n)

EX_CLK

Tadd_setup

Tdata_setup

Thds1_pulse

Tcs2hds1val

Trecov

IXP45X датащи(PDF) 136 Page - Intel Corporation

IXP45X датащи(HTML) 136 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL