| поискавой системы для электроныых деталей |
|
IXP45X датащи(PDF) 116 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
IXP45X датащи(HTML) 116 Page - Intel Corporation |
|
116 / 148 page ![]() Intel® IXP45X and Intel® IXP46X Product Line of Network Processors—Datasheet Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet August 2006 116 Document Number: 306261-004US 5.6.1.4 UTOPIA Level 2 Clock Timings 5.6.1.5 Expansion Bus Clock Timings 5.6.2 Bus Signal Timings The AC timing waveforms are shown in the following sections. 5.6.2.1 PCI Table 51. UTOPIA Level 2 Clock Timings Symbol Parameter Min. Nom. Max. Units Notes Tperiod Clock period for Tx and Rx UTOPIA Level 2 clocks 30.303 ns Tduty Duty cycle for Tx and Rx UTOPIA Level 2 clocks 40 50 60 % Trise/fall Rise and fall time requirements for Tx and Rx UTOPIA Level 2 clocks 2ns Table 52. Expansion Bus Clock Timings Symbol Parameter Min. Nom. Max. Units Notes Tperiod Clock period for expansion bus clock 12.5 ns Tduty Duty cycle for expansion bus clock 40 50 60 % Trise/fall Rise and fall time requirements for expansion bus clock 2ns Figure 17. PCI Output Timing Note: VHI = 0.6 VCC and VLOW = 0.2 VCC. A9572-01 CLK Output Delay Tclk2out(b) Vlow Vhi |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |