M48T37Y datasheet(11/30 Pages) STMICROELECTRONICS

11 / 30 page

M48T37Y, M48T37V

Operation modes

Doc ID 7019 Rev 9

11/30

Table 4.

WRITE mode AC characteristics

2.3

Data retention mode

With valid VCC applied, the M48T37Y/V operates as a conventional BYTEWIDE™ static

RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write

protecting itself when VCC falls within the VPFD (max), VPFD (min) window. All outputs

become high impedance, and all inputs are treated as “Don't care.”

Note:

A power failure during a WRITE cycle may corrupt data at the currently addressed location,

but does not jeopardize the rest of the RAM's content. At voltages below VPFD (min), the

user can be assured the memory will be in a write protected state, provided the VCC fall time

is not less than tF.

The M48T37Y/V may respond to transient noise spikes on VCC that reach into the deselect

window during the time the device is sampling VCC. Therefore, decoupling of the power

supply lines is recommended. When VCC drops below VSO, the control circuit switches

power to the internal battery which preserves data and powers the clock. The internal button

cell will maintain data in the M48T37Y/V for an accumulated period of at least 7 years at

room temperature when VCC is less than VSO. As system power returns and VCC rises

above VSO, the battery is disconnected and the power supply is switched to external VCC.

Normal RAM operation can resume tREC after VCC reaches VPFD (max).

For more information on battery storage life refer to the application note AN1012.

Symbol

Parameter(1)

Valid for ambient operating temperature: TA = 0 to 70 °C or –40 to 85 °C; VCC = 4.5 to 5.5 V or 3.0 to 3.6 V

(except where noted).

M48T37Y

M48T37V

Unit

–70

–100

Min

Max

Min

Max

tAVAV

WRITE cycle time

100

tAVWL

Address valid to WRITE enable low

tAVEL

Address valid to chip enable low

tWLWH

WRITE enable pulse width

tELEH

Chip enable low to chip enable high

tWHAX

WRITE enable high to address transition

tEHAX

Chip enable high to address transition

tDVWH

Input valid to WRITE enable high

tDVEH

Input valid to chip enable high

tWHDX

WRITE enable high to input transition

tEHDX

Chip enable high to input transition

tWLQZ

(2)(3)

CL = 5 pF.

If E goes low simultaneously with W going low, the outputs remain in the high impedance state.

WRITE enable low to output Hi-Z

tAVWH

Address valid to WRITE enable high

tAVEH

Address valid to chip enable high

tWHQX

(2)(3)

WRITE enable high to output transition

M48T37Y датащи(PDF) 11 Page - STMicroelectronics

M48T37Y датащи(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

датащи скачать

ссылки URL