поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

41210 датащи(PDF) 13 Page - Intel Corporation

номер детали 41210
подробное описание детали  Intel 41210 Serial to Parallel PCI Bridge
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

41210 датащи(HTML) 13 Page - Intel Corporation

Back Button 41210 Datasheet HTML 9Page - Intel Corporation 41210 Datasheet HTML 10Page - Intel Corporation 41210 Datasheet HTML 11Page - Intel Corporation 41210 Datasheet HTML 12Page - Intel Corporation 41210 Datasheet HTML 13Page - Intel Corporation 41210 Datasheet HTML 14Page - Intel Corporation 41210 Datasheet HTML 15Page - Intel Corporation 41210 Datasheet HTML 16Page - Intel Corporation 41210 Datasheet HTML 17Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 52 page
background image
Datasheet — 41210 Bridge
13
2.5
PCI Bus Interface Clocks and, Reset and Power
Management (Two Interfaces)
2.6
Interrupt Interface (Two Interfaces)
This section lists the interrupt interface signals. There are two sets of interrupt signals for the
standard INTA:INTD pci signals.
2.7
Reset Straps
The following signals are used for static configuration. These signals are all sampled on the rising
edge of PERST#.
Table 5.
PCI Clock and Reset Pins
Signal
I/O
Description
A_CLKO[6:0]
B_CLKO[6:0]
O
PCI Clock Output: 33/66/100/133 MHz clock for a PCI device. X_CLK[6] must be connected to the
respective X_CLKIN input. for feeding the PCI interface logic. Unused clock outputs may be
disabled via the “Offset 43: PCLKC – PCI Clock Control” register and should be treated as no
connects on the board.
Note:
Registers are listed in the Intel® 41210 Serial to Parallel PCI Bridge
Developer’s Manual.
A_CLKIN
B_CLKIN
I
PCI Clock In: This signal is PCI clock feedback input. This pin should be connected to the
corresponding X_CLKO[6] through a 22
Ω±1% series resistor.
A_RST#
B_RST#
O
PCI Reset: The bridge asserts RST# to reset devices that reside on the secondary PCI bus.
A_PME#
B_PME#
I
PCI Power Management Event: PCI bus power management event signal. This is a shared open
drain input from all the PCI cards on the corresponding PCI bus segment. This is a level sensitive
signal that will be converted to a PME event on PCI Express.
This pin does not have on-die 8.3K pull-up. This pull-up must be provided externally.
Total
20
Table 6.
Interrupt Interface Pins
Signal
I/O
Description
A_INTA#
A_INTB#
A_INTC#
A_INTD#
B_INTA#
B_INTB#
B_INTC#
B_INTD#
I
Interrupt Request Bus: The interrupt lines from PCI interrupts INTA#:INTD# can be routed to these
interrupt lines.
Refer to the Intel® 41210 Serial to Parallel PCI Bridge Design Guide for more information on device
numbering.
Total
8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com