AT90PWM3 datasheet(45/361 Pages) ATMEL

45 / 361 page

4317J–AVR–08/10

AT90PWM2/3/2B/3B

System Control and Reset

9.0.1

Resetting the AVR

During reset, all I/O Registers are set to their initial values, and the program starts execution

from the Reset Vector. The instruction placed at the Reset Vector must be a JMP – Absolute

Jump – instruction to the reset handling routine. If the program never enables an interrupt

source, the Interrupt Vectors are not used, and regular program code can be placed at these

locations. This is also the case if the Reset Vector is in the Application section while the Interrupt

Vectors are in the Boot section or vice versa. The circuit diagram in Figure 9-1 shows the reset

logic. Table 9-1 defines the electrical parameters of the reset circuitry.

The I/O ports of the AVR are immediately reset to their initial state when a reset source goes

active. This does not require any clock source to be running.

After all reset sources have gone inactive, a delay counter is invoked, stretching the internal

reset. This allows the power to reach a stable level before normal operation starts. The time-out

period of the delay counter is defined by the user through the SUT and CKSEL Fuses. The dif-

ferent selections for the delay period are presented in “Clock Sources” on page 30.

9.0.2

Reset Sources

The AT90PWM2/2B/3/3B has four sources of reset:

•

Power-on Reset. The MCU is reset when the supply voltage is below the Power-on Reset

threshold (V

POT).

•

External Reset. The MCU is reset when a low level is present on the RESET pin for longer

than the minimum pulse length.

•

Watchdog Reset. The MCU is reset when the Watchdog Timer period expires and the

Watchdog is enabled.

•

Brown-out Reset. The MCU is reset when the supply voltage V

CC is below the Brown-out

Reset threshold (V

BOT) and the Brown-out Detector is enabled.

AT90PWM3 датащи(PDF) 45 Page - ATMEL Corporation