поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SA9101 датащи(PDF) 20 Page - Sames

номер детали SA9101
подробное описание детали  PCM FRAME ALIGNER
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SAMES [Sames]
домашняя страница  http://www.sames.co.za
Logo SAMES - Sames

SA9101 датащи(HTML) 20 Page - Sames

Back Button SA9101 Datasheet HTML 16Page - Sames SA9101 Datasheet HTML 17Page - Sames SA9101 Datasheet HTML 18Page - Sames SA9101 Datasheet HTML 19Page - Sames SA9101 Datasheet HTML 20Page - Sames SA9101 Datasheet HTML 21Page - Sames SA9101 Datasheet HTML 22Page - Sames SA9101 Datasheet HTML 23Page - Sames SA9101 Datasheet HTML 24Page - Sames Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 40 page
background image
SA9101
sames
20/40
Detailed Description
ADR 0
ALARM Control
Register
Bit
Description
Name
CR0B0
0
Alarm simulation
A “1” initiates error simulation of alarm indication signal
(AIS), slip, parity, CRC, no signal, loss of frame alignment,
remote alarm, code violations and framing errors.
Error counters for frame errors, code violations and CRC
errors will be incremented.
CR0B1
1
Force re-synchronisation
Setting of this bit initializes resynchronisation to establish
normal frame alignment and, if enabled, CRC4 frame re-
synchronization.Resetting is not necessary.
CR0B2
2
Clear CHNL Parity Alarm Latch
Setting of this bit forces reset of CHNL Parity error alarms.
Status-registers ADR 0, bit 2 and ADR 5, bit 3, 4 will be reset
to “0”.
CR0B3
3
Send AIS towards System interface (DRO), i.e. switching
network (SN). Device sends AIS (continuously one’s) to the
SN. Tests of the speech memory in loopback mode are not
effected.
CR0B4
4
Disable Error Counters
This bit can be set 1µs before the contents of the error
counters are read to get stable values. The error counters
will be reset after this bit is reset to zero. No errors are
counted while this bit is active. This procedure has been
implemented to maintain compatibility with the previous
frame aligners. If an error counter is read without setting this
bit previously, only the adressed error - counter will be reset
after read -access has been completed.
CR0B5
5
Enable Control Registers Read
If this bit is set to one, the control registers (ADR0-ADRD) are
selected instead of the status registers during read operation.
CR0B6
6
Enable Full HDB3-Error Detection
This bit enables HDB3 check for groups of more than 3
spaces (zeros)
CR0B7
7
Enable Alarm Interrupt Mode
Output DFPY changes its function to AINT while this bit is at
"1”.
Note:
All "Not used" bits must be set to zero in all control registers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com