поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SA9101 датащи(PDF) 17 Page - Sames

номер детали SA9101
подробное описание детали  PCM FRAME ALIGNER
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SAMES [Sames]
домашняя страница  http://www.sames.co.za
Logo SAMES - Sames

SA9101 датащи(HTML) 17 Page - Sames

Back Button SA9101 Datasheet HTML 13Page - Sames SA9101 Datasheet HTML 14Page - Sames SA9101 Datasheet HTML 15Page - Sames SA9101 Datasheet HTML 16Page - Sames SA9101 Datasheet HTML 17Page - Sames SA9101 Datasheet HTML 18Page - Sames SA9101 Datasheet HTML 19Page - Sames SA9101 Datasheet HTML 20Page - Sames SA9101 Datasheet HTML 21Page - Sames Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 40 page
background image
SA9101
sames
17/40
S
n-bit access
Due to new signalling procedures using the five S
n bits (Sn0 ... Sn4) of every other frame
of the CRC Multiframe structure, two possibilities of access via the microprocessor are
suported:
-
The standard procedure allows reading/writing the S
n-bit registers without further
support. The S
n-bit information will be updated every other frame.
-
The advanced procedure, allows reading/writing two S
n-bit stacks each with a size
of 5 bytes. Two status bits (SR5B6 and SR5B7) provide an indication for updating
the stack information by reading/writing five bytes per multiframe from/to the
assigned stack address. To avoid loss of information, the status bits should be
monitored at time intervals less than 2ms (1,5ms recommended). With the first
access to a stack, the associated status bit will be reset.
A Transmit or Receive Multiframe Begin interrupt is supported when Alarm Interrupt
mode is enabled (CR5B6 and CR5B7).
If one makes use of the Sn bit stack in the Double frame format it is necessary that this
be done in conjunction with an externally enforced Multi-frame structure to ensure the
proper recovery of data on the far side. This is only possible in the Non-Transparent Mode
for Timelsot 0.
Organization of the stacks:
The sequentially received S
n bits (Sn0 up to Sn4) of odd numbered frames of the multiframe
structure are re-organized to bytes containing the S
n-information of the same level (Sn0
byte up to S
n4 byte).
The S
n4 byte is the first byte to be read or written via the
microprocessor interface (refer to table 3).
Alternatively, S
n bits may be processed via the system interface,if one of the transparent
modes are enabled.
Frame
Bit Slot
Microprocessor
no.
4
5
6
7
8
Interface
1S
n0
S
n1
S
n2
S
n3
S
n4
D7
3
5
7
9
11
13
15
S
n0
S
n1
S
n2
S
n3
S
n4
D0
Table 3: Organisation of the S
n-Bit Stacks



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com