поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC312XDP512F0MPVR датащи(PDF) 992 Page - Freescale Semiconductor, Inc

номер детали SC312XDP512F0MPVR
подробное описание детали  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC312XDP512F0MPVR датащи(HTML) 992 Page - Freescale Semiconductor, Inc

Back Button SC312XDP512F0MPVR Datasheet HTML 988Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 989Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 990Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 991Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 992Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 993Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 994Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 995Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 996Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 992 / 1348 page
background image
Chapter 24 DG128 Port Integration Module (S12XDG128PIMV2)
MC9S12XDP512 Data Sheet, Rev. 2.21
994
Freescale Semiconductor
24.0.5.4
Port B Data Direction Register (DDRB)
Read: Anytime.
Write: Anytime.
24.0.5.5
Port E Data Register (PORTE)
Read: Anytime.
Write: Anytime.
76543210
R
DDRB7
DDRB6
DDRB5
DDRB4
DDRB3
DDRB2
DDRB1
DDRB0
W
Reset
00000000
Figure 24-6. Port B Data Direction Register (DDRB)
Table 24-7. DDRB Field Descriptions
Field
Description
7–0
DDRB[7:0]
Data Direction Port B — This register controls the data direction for port B. DDRB determines whether each pin
is an input or output. A logic level “1” causes the associated port pin to be an output and a logic level “0” causes
the associated pin to be a high-impedance input.
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read
on PORTB after changing the DDRB register.
76543210
R
PE7
PE6
PE5
PE4
PE3
PE2
PE1
PE0
W
Alt.
Func.
XCLKS
or
ECLKX2
MODB
MODA
ECLK
EROMCTL
IRQ
XIRQ
Reset
000000
—1
1. These registers are reset to zero. Two bus clock cycles after reset release the register values are updated with the
associated pin values.
—1
= Unimplemented or Reserved
Figure 24-7. Port E Data Register (PORTE)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com