поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC312XDP512F0MPVR датащи(PDF) 868 Page - Freescale Semiconductor, Inc

номер детали SC312XDP512F0MPVR
подробное описание детали  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC312XDP512F0MPVR датащи(HTML) 868 Page - Freescale Semiconductor, Inc

Back Button SC312XDP512F0MPVR Datasheet HTML 864Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 865Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 866Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 867Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 868Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 869Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 870Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 871Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 872Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 868 / 1348 page
background image
Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)
MC9S12XDP512 Data Sheet, Rev. 2.21
870
Freescale Semiconductor
22.3.2.56 Port J Data Direction Register (DDRJ)
Read: Anytime.
Write: Anytime.
This register configures each port J pin as either input or output.
The CAN forces the I/O state to be an output on PJ7 (TXCAN4) and an input on pin PJ6 (RXCAN4). The
IIC takes control of the I/O if enabled. In these cases the data direction bits will not change.
The SCI2 forces the I/O state to be an output for each port line associated with an enabled output (TXD2).
It also forces the I/O state to be an input for each port line associated with an enabled input (RXD2). In
these cases the data direction bits will not change.
The DDRJ bits revert to controlling the I/O direction of a pin when the associated peripheral module is
disabled.
76543210
R
DDRJ7
DDRJ6
DDRJ5
DDRJ4
0
DDRJ2
DDRJ1
DDRJ0
W
Reset
00000000
= Unimplemented or Reserved
Figure 22-58. Port J Data Direction Register (DDRJ)
Table 22-52. DDRJ Field Descriptions
Field
Description
7–0
DDRJ[7:4]
DDRJ[2:0]
Data Direction Port J
0 Associated pin is configured as input.
1 Associated pin is configured as output.
Note: Due to internal synchronization circuits, it can take up to 2 bus clock cycles until the correct value is read
on PTJ or PTIJ registers, when changing the DDRJ register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com