поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC312XDP512F0MPVR датащи(PDF) 802 Page - Freescale Semiconductor, Inc

номер детали SC312XDP512F0MPVR
подробное описание детали  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC312XDP512F0MPVR датащи(HTML) 802 Page - Freescale Semiconductor, Inc

Back Button SC312XDP512F0MPVR Datasheet HTML 798Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 799Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 800Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 801Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 802Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 803Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 804Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 805Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 806Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 802 / 1348 page
background image
Chapter 21 External Bus Interface (S12XEBIV2)
MC9S12XDP512 Data Sheet, Rev. 2.21
804
Freescale Semiconductor
21.5.2.1
Example 2a: Emulation Single-Chip Mode
This mode is used for emulation systems in which the target application is operating in normal single-chip
mode.
Figure 21-5 shows the PRU connection with the available external bus signals in an emulator application.
Figure 21-5. Application in Emulation Single-Chip Mode
The timing diagram for this operation is shown in:
•
Figure ‘Example 2a: Emulation Single-Chip Mode — Read Followed by Write’
The associated timing numbers are given in:
•
Table ‘Example 2a: Emulation Single-Chip Mode Timing (EWAITE = 0)’
Timing considerations:
•
Signals muxed with address lines ADDRx, i.e., IVDx, IQSTATx and ACCx, have the same timing.
•
LSTRB has the same timing as R/W.
•
ECLKX2 rising edges have the same timing as ECLK edges.
•
The timing for accesses to PRU registers, which take 2 cycles to complete, is the same as the timing
for an external non-PRR access with 1 cycle of stretch as shown in example 2b.
S12X_EBI
ADDR[22:0]/IVD[15:0]
DATA[15:0]
ECLK
ECLKX2
LSTRB
R/W
ADDR[22:20]/ACC[2:0]
ADDR[19:16]/
PRR
Ports
PRU
IQSTAT[3:0]
EMULMEM
Emulator



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com