поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

SC312XDP512F0MPVR датащи(PDF) 617 Page - Freescale Semiconductor, Inc

номер детали SC312XDP512F0MPVR
подробное описание детали  HCS12X Microcontrollers
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC312XDP512F0MPVR датащи(HTML) 617 Page - Freescale Semiconductor, Inc

Back Button SC312XDP512F0MPVR Datasheet HTML 613Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 614Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 615Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 616Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 617Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 618Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 619Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 620Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 621Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 617 / 1348 page
background image
Chapter 17 Memory Mapping Control (S12XMMCV2)
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor
617
17.3.2
Register Descriptions
17.3.2.1
MMC Control Register (MMCCTL0)
Read: Anytime. In emulation modes read operations will return the data from the external bus. In all other
modes the data is read from this register.
Write: Anytime. In emulation modes write operations will also be directed to the external bus.
0x011C
RAMWPC
R
RPWE
00000
AVIE
AVIF
W
0x011D
RAMXGU
R
1
XGU6
XGU5
XGU4
XGU3
XGU2
XGU1
XGU0
W
0x011E
RAMSHL
R
1
SHL6
SHL5
SHL4
SHL3
SHL2
SHL1
SHL0
W
0x011F
RAMSHU
R
1
SHU6
SHU5
SHU4
SHU3
SHU2
SHU1
SHU0
W
Address: 0x000A PRR
76543210
R
0000
CS3E
CS2E
CS1E
CS0E
W
Reset
0000000
ROMON1
1. ROMON is bit[0] of the register MMCTL1 (see Figure 1-10)
= Unimplemented or Reserved
Figure 17-3. MMC Control Register (MMCCTL0)
Table 17-3. Chip Selects Function Activity
Register Bit
Chip Modes
NS
SS
NX
ES
EX
ST
CS3E, CS2E, CS1E, CS0E
Disabled1
1 Disabled: feature always inactive.
Disabled
Enabled2
2 Enabled: activity is controlled by the appropriate register bit value.
Disabled
Enabled
Enabled
Address
Register
Name
Bit 7
654321
Bit 0
= Unimplemented or Reserved
Figure 17-2. MMC Register Summary



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com