поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

68HC705SP7 датащи(PDF) 152 Page - Freescale Semiconductor, Inc

номер детали 68HC705SP7
подробное описание детали  General Release Specification
PDF  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC705SP7 датащи(HTML) 152 Page - Freescale Semiconductor, Inc

Back Button 68HC705SP7 Datasheet HTML 148Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 149Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 150Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 151Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 152Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 153Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 154Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 155Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 156Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 230 page
background image
Core Timer
General Release Specification
MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0
Core Timer
Each count of the timer counter register takes eight oscillator cycles or
four cycles of the internal bus. A timer overflow function at the eighth
counter stage allows a timer interrupt every 2048 oscillator clock cycles
or every 1024 internal bus cycles.
10.5 COP Watchdog
Four counter stages at the end of the core timer make up the computer
operating properly (COP) watchdog which can be enabled by the
COPEN bit in the MOR. The COP watchdog is a software error detection
system that automatically times out and resets the MCU if the COP
watchdog is not cleared periodically by a program sequence. Writing a
logic zero to COPC bit in the COP register clears the COP watchdog and
prevents a COP reset.
EPMSEC — EPROM Security1
The EPMSEC bit is a write-only security bit to protect the contents of
the user EPROM code stored in locations $0700–$1FFF.
OPT — Optional Features
The OPT bit enables two additional features: direct drive by
comparator outputs to port A; and voltage offset capability to sample
capacitor in analog subsystem.
1 = Optional features enabled
0 = Optional features disabled
1. No security feature is absolutely secure. However, Motorola’s strategy is to make reading or
copying the EPROM/OTPROM difficult for unauthorized users.
$1FF0
Bit 7
654321
Bit 0
Read:
OPT
Write:
EPMSEC
COPC
Reset:
Unaffected by Reset
= Unimplemented
Figure 10-4. COP and Security Register (COPR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com