поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

68HC705SP7 датащи(PDF) 151 Page - Freescale Semiconductor, Inc

номер детали 68HC705SP7
подробное описание детали  General Release Specification
PDF  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC705SP7 датащи(HTML) 151 Page - Freescale Semiconductor, Inc

Back Button 68HC705SP7 Datasheet HTML 147Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 148Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 149Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 150Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 151Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 152Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 153Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 154Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 155Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 230 page
background image
Core Timer
Core Timer Counter Register (CTCR)
MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0
General Release Specification
Core Timer
10.4 Core Timer Counter Register (CTCR)
A 15-stage ripple counter driven by a divide-by-eight prescaler is the
basis of the core timer. The value of the first eight stages is readable at
any time from the read-only timer counter register as shown in
Figure 10-3.
Power-on clears the entire counter chain and begins clocking the
counter. After the startup delay (16 or 4064 internal bus cycles
depending on the DELAY bit in the mask option register (MOR)), the
power-on reset circuit is released, clearing the counter again and
allowing the MCU to come out of reset.
Table 10-1. Core Timer Interrupt Rates and COP Timeout Selection
Timer Overflow
Interrupt Period
TOF = 1/(fOSC ÷ 2
11)
(microseconds)
RT1 RT0
RTI
Rate
= fOSC
divided
by:
Real-Time
Interrupt Period
(RTI)
(milliseconds)
COP Timeout Period
COP = 7 to 8 RTI Periods
(milliseconds)
@ fOSC (MHz)
@ fOSC (MHz)
@ fOSC (MHz)
4.2
MHz
2.0
MHz
1.0
MHz
4.2
MHz
2.0
MHz
1.0
MHz
4.2 MHz
2.0 MHz
1.0 MHz
Min
Max
Min
Max
Min
Max
488
1024
2048
00
215
7.80
16.4
32.8
54.6
62.4
115
131
229
262
01
216
15.6
32.8
65.5
109
125
229
262
459
524
10
217
31.2
65.5
131
218
250
459
524
918
1049
11
218
62.4
131
262
437
499
918
1049
1835
2097
$0009
Bit 7
654321
Bit 0
Read:
Bit 7
654321
Bit 0
Write:
Reset:
00000000
= Unimplemented
Figure 10-3. Core Timer Counter Register (CTCR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com