поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

68HC705SP7 датащи(PDF) 140 Page - Freescale Semiconductor, Inc

номер детали 68HC705SP7
подробное описание детали  General Release Specification
PDF  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC705SP7 датащи(HTML) 140 Page - Freescale Semiconductor, Inc

Back Button 68HC705SP7 Datasheet HTML 136Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 137Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 138Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 139Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 140Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 141Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 142Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 143Page - Freescale Semiconductor, Inc 68HC705SP7 Datasheet HTML 144Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 230 page
background image
Simple Serial Interface
General Release Specification
MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0
Simple Serial Interface
Figure 9-3. SIOP Timing Diagram (CPHA = 1)
9.3.2 Serial Data Input (SDI)
The SDI pin becomes an input as soon as the SIOP subsystem is
enabled. New data is presented to the SDI pin on the falling edge of
SCK. Valid data must be present at least 100 nanoseconds before the
rising edge of SCK and remain valid for 100 nanoseconds after the rising
edge of SCK. See Figure 9-3.
9.3.3 Serial Data Output (SDO)
The SDO pin becomes an output as soon as the SIOP subsystem is
enabled. The state of the PB5/SDO pin reflects the value of the first bit
received on the previous transmission. Prior to enabling the SIOP, the
PB5/SDO can be initialized to determine the beginning state. While
SIOP is enabled, the port B logic cannot be used as a standard output
since that pin is connected to the last stage of the SIOP serial shift
register. A control bit (LSBF) is included in the SCR to allow the data to
be transmitted in either the MSB first format or the LSB first format.
The first data bit will be shifted out to the SDO pin on the first falling edge
of the SCK. The remaining data bits will be shifted out to the SDI pin on
subsequent falling edges of SCK. The SDO pin will present valid data at
least 100 nanoseconds before the rising edge of the SCK and remain
valid for 100 nanoseconds after the rising edge of SCK. See Figure 9-3.
SCK
SDO
SDI
100 ns
100 ns
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BIT 8
BIT 1
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BIT 8
(CPHA = 1)
(IDLE = 0)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com