PIC16F722-ESLASHML datasheet(38/302 Pages) MICROCHIP

38 / 302 page

PIC16F72X/PIC16LF72X

DS41341E-page 38

3.6

Time-out Sequence

On power-up, the time-out sequence is as follows: first,

PWRT time-out is invoked after POR has expired, then

OST is activated after the PWRT time-out has expired.

The total time-out will vary based on oscillator configu-

ration and PWRTE bit status. For example, in EC mode

with PWRTE bit = 1 (PWRT disabled), there will be no

time-out at all. Figure 3-4, Figure 3-5 and Figure 3-6

depict time-out sequences.

Since the time-outs occur from the POR pulse, if MCLR

is kept low long enough, the time-outs will expire. Then,

bringing MCLR high will begin execution immediately

(see Figure 3-5). This is useful for testing purposes or

synchronize

than

one

PIC16F72X/

PIC16LF72X device operating in parallel.

Table 3-3 shows the Reset conditions for some special

registers.

3.7

Power Control (PCON) Register

The Power Control (PCON) register has two Status bits

to indicate what type of Reset that last occurred.

Bit 0 is BOR (Brown-out Reset). BOR is unknown on

Power-on Reset. It must then be set by the user and

checked on subsequent Resets to see if BOR = 0,

indicating that a Brown-out has occurred. The BOR

Status bit is a “don’t care” and is not necessarily

predictable

the

brown-out

circuit

disabled

(BOREN<1:0> = 00 in the Configuration Word register).

Bit 1 is POR (Power-on Reset). It is a ‘0’ on Power-on

Reset and unaffected otherwise. The user must write a

‘1’ to this bit following a Power-on Reset. On a

subsequent Reset, if POR is ‘0’, it will indicate that a

Power-on Reset has occurred (i.e., VDD may have

gone too low).

For more information, see Section 3.5 “Brown-Out

Reset (BOR)”.

TABLE 3-2:

TIME-OUT IN VARIOUS SITUATIONS

TABLE 3-3:

RESET BITS AND THEIR SIGNIFICANCE

Oscillator Configuration

Power-up

Brown-out Reset

Wake-up from

Sleep

PWRTE = 0

PWRTE = 1

PWRTE = 0

PWRTE = 1

XT, HS, LP(1)

TPWRT + 1024 •

TOSC

1024 • TOSC

TPWRT + 1024 •

TOSC

1024 • TOSC

RC, EC, INTOSC

TPWRT

—TPWRT

——

Note 1:

LP mode with T1OSC disabled.

POR

BOR

Condition

0u11

Power-on Reset

1011

Brown-out Reset

uu0u

WDT Reset

uu00

WDT Wake-up

uuuu

MCLR Reset during normal operation

uu10

MCLR Reset during Sleep

Legend: u = unchanged, x = unknown

PIC16F722-E/ML датащи(PDF) 38 Page - Microchip Technology

PIC16F722-E/ML датащи(HTML) 38 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL