PIC16F722-ESLASHML datasheet(24/302 Pages) MICROCHIP

24 / 302 page

PIC16F72X/PIC16LF72X

DS41341E-page 24

TABLE 2-1:

PIC16F72X/PIC16LF72X SPECIAL FUNCTION REGISTER SUMMARY

Address

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on:

POR, BOR

Page

Bank 0

00h(2)

INDF

Addressing this location uses contents of FSR to address data memory (not a physical register)

xxxx xxxx

31,40

01h

TMR0

Timer0 Module Register

xxxx xxxx

111,40

02h(2)

PCL

Program Counter (PC) Least Significant Byte

0000 0000

30,40

03h(2)

STATUS

IRP

RP1

RP0

ZDC

0001 1xxx

27,40

04h(2)

FSR

Indirect Data Memory Address Pointer

xxxx xxxx

31,40

05h

PORTA

RA7

RA6

RA5

RA4

RA3

RA2

RA1

RA0

xxxx xxxx

54,40

06h

PORTB

RB7

RB6

RB5

RB4

RB3

RB2

RB1

RB0

xxxx xxxx

63,40

07h

PORTC

RC7

RC6

RC5

RC4

RC3

RC2

RC1

RC0

xxxx xxxx

73,40

08h(3)

PORTD

RD7

RD6

RD5

RD4

RD3

RD2

RD1

RD0

xxxx xxxx

80,40

09h

PORTE

—

—RE3

RE2(3)

RE1(3)

RE0(3)

---- xxxx

85,40

0Ah(1, 2)

PCLATH

—

Write Buffer for the upper 5 bits of the Program Counter

---0 0000

30,40

0Bh(2)

INTCON

GIE

PEIE

T0IE

INTE

RBIE

T0IF

INTF

RBIF

0000 000x

46,40

0Ch

PIR1

TMR1GIF

ADIF

RCIF

TXIF

SSPIF

CCP1IF

TMR2IF

TMR1IF

0000 0000

49,40

0Dh

PIR2

—

CCP2IF

---- ---0

50,40

0Eh

TMR1L

Holding Register for the Least Significant Byte of the 16-bit TMR1 Register

xxxx xxxx

120,40

0Fh

TMR1H

Holding Register for the Most Significant Byte of the 16-bit TMR1 Register

xxxx xxxx

120,40

10h

T1CON

TMR1CS1 TMR1CS0 T1CKPS1

T1CKPS0

T1OSCEN

T1SYNC

—TMR1ON

0000 00-0

124,40

11h

TMR2

Timer2 Module Register

0000 0000

127,40

12h

T2CON

—

TOUTPS3 TOUTPS2

TOUTPS1

TOUTPS0

TMR2ON

T2CKPS1

T2CKPS0

-000 0000

128,40

13h

SSPBUF

Synchronous Serial Port Receive Buffer/Transmit Register

xxxx xxxx

169,40

14h

SSPCON

WCOL

SSPOV

SSPEN

CKP

SSPM3

SSPM2

SSPM1

SSPM0

0000 0000

186,40

15h

CCPR1L

Capture/Compare/PWM Register (LSB)

xxxx xxxx

137,40

16h

CCPR1H

Capture/Compare/PWM Register (MSB)

xxxx xxxx

137,40

17h

CCP1CON

—

DC1B1

DC1B0

CCP1M3

CCP1M2

CCP1M1

CCP1M0

--00 0000

136,40

18h

RCSTA

SPEN

RX9

SREN

CREN

ADDEN

FERR

OERR

RX9D

0000 000x

155,40

19h

TXREG

USART Transmit Data Register

0000 0000

154,40

1Ah

RCREG

USART Receive Data Register

0000 0000

152,40

1Bh

CCPR2L

Capture/Compare/PWM Register 2 (LSB)

xxxx xxxx

137,40

1Ch

CCPR2H

Capture/Compare/PWM Register 2 (MSB)

xxxx xxxx

137,40

1Dh

CCP2CON

—

DC2B1

DC2B0

CCP2M3

CCP2M2

CCP2M1

CCP2M0

--00 0000

136,40

1Eh

ADRES

A/D Result Register

xxxx xxxx

105,41

1Fh

ADCON0

—

CHS3

CHS2

CHS1

CHS0

GO/DONE

ADON

--00 0000

104,41

Legend:

= unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as ‘0’, r = reserved.

Shaded locations are unimplemented, read as ‘0’.

Note

The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are

transferred to the upper byte of the program counter.

These registers can be addressed from any bank.

These registers/bits are not implemented on PIC16F722/723/726/PIC16LF722/723/726 devices, read as ‘0’.

Accessible only when SSPM<3:0> = 1001.

Accessible only when SSPM<3:0>

≠ 1001.

This bit is always ‘1’ as RE3 is input only.

PIC16F722-E/ML датащи(PDF) 24 Page - Microchip Technology

PIC16F722-E/ML датащи(HTML) 24 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL