 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
SC16C751B датащи(PDF) 22 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SC16C751B датащи(HTML) 22 Page - NXP Semiconductors |
|
|
22 / 32 page  SC16C751B_2 © NXP B.V. 2008. All rights reserved. Product data sheet Rev. 02 — 10 October 2008 22 of 32 NXP Semiconductors SC16C751B 5 V, 3.3 V and 2.5 V UART with 64-byte FIFOs [1] Except for XTAL2, VOL = 1 V typically. [2] Sleep current might be higher if there is activity on the UART data bus during Sleep mode. 10. Dynamic characteristics Table 24. Dynamic characteristics Tamb = −40 °C to +85 °C; tolerance of VDD = ± 10 %, unless otherwise specified. Symbol Parameter Conditions VDD = 2.5 V VDD = 3.3 V VDD = 5.0 V Unit Min Max Min Max Min Max tw2 pulse width LOW 10 -6-6- ns tw1 pulse width HIGH 10 -6-6- ns fXTAL1 frequency on pin XTAL1 [1] -48-80-80 MHz t6s’ address set-up time 10 - 10 - 5 - ns t7d IOR delay from chip select 10 - 10 - 10 - ns t7w IOR strobe width 25 pF load 77 - 26 - 23 - ns t7h chip select hold time from IOR 0-0-0- ns t7h’ address hold time 5-5-5- ns t9d read cycle delay 25 pF load 20 - 20 - 20 - ns t12d delay from IOR to data 25 pF load - 77 - 26 - 23 ns t12h data disable time 25 pF load - 15 - 15 - 15 ns t13d IOW delay from chip select 10 - 10 - 10 - ns t13w IOW strobe width 20 - 20 - 15 - ns t13h chip select hold time from IOW 0-0-0- ns t14d IOW delay from address 10 - 10 - 10 - ns t15d write cycle delay 25 - 25 - 20 - ns t16s data set-up time 20 - 20 - 15 - ns t16h data hold time 15 -5-5- ns t17d delay from IOW to output 25 pF load - 100 - 33 - 29 ns t18d delay to set interrupt from modem input 25 pF load - 100 - 24 - 23 ns t19d delay to reset interrupt from IOR 25 pF load; Figure 7 - 100 - 24 - 23 ns t20d delay from stop to set interrupt [2] -1TRCLK -1TRCLK -1TRCLK s t21d delay time IOR to reset interrupt 25 pF load; Figure 9 - 100 - 29 - 28 ns t22d delay from start to set interrupt - 100 - 45 - 40 ns t23d delay time from IOW to transmit start [2] 8TRCLK 24TRCLK 8TRCLK 24TRCLK 8TRCLK 24TRCLK s t24d delay from IOW to reset interrupt - 100 - 45 - 40 ns tRESET RESET pulse width [3] 100 -40-40- ns N baud rate divisor 1 216 − 11216 − 11216 − 1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
