 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
PCA9541APW/03 датащи(PDF) 31 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9541APW/03 датащи(HTML) 31 Page - NXP Semiconductors |
|
|
31 / 41 page  PCA9541A_3 © NXP B.V. 2009. All rights reserved. Product data sheet Rev. 03 — 16 July 2009 31 of 41 NXP Semiconductors PCA9541A 2-to-1 I2C-bus master selector with interrupt logic and reset [4] Cb = total capacitance of one bus line in pF. [5] Measurements taken with 1 k Ω pull-up resistor and 50 pF load. [6] Resetting the device while actively communicating on the bus may cause glitches or errant STOP conditions. [7] Upon reset, the full delay will be the sum of trst and the RC time constant of the SDA bus. Fig 23. Definition of timing on the I2C-bus tSP tBUF tHD;STA P P S tLOW tr tHD;DAT tf tHIGH tSU;DAT tSU;STA Sr tHD;STA tSU;STO SDA SCL 002aaa986 Rise and fall times, refer to VIL and VIH. Fig 24. I2C-bus timing diagram SCL SDA tHD;STA tSU;DAT tHD;DAT tf tBUF tSU;STA tLOW tHIGH tVD;ACK 002aab175 tSU;STO protocol START condition (S) bit 7 MSB (A7) bit 6 (A6) bit 0 (R/W) acknowledge (A) STOP condition (P) 1/fSCL tr tVD;DAT |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
