| поискавой системы для электроныых деталей |
|
LPC2921 датащи(PDF) 52 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC2921 датащи(HTML) 52 Page - NXP Semiconductors |
|
52 / 84 page ![]() LPC2921_23_25_3 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 03 — 14 April 2010 52 of 84 NXP Semiconductors LPC2921/2923/2925 ARM9 microcontroller with CAN, LIN, and USB Interrupt-request masking is performed individually per interrupt target by comparing the priority level assigned to a specific interrupt request with a target-specific priority threshold. The priority levels are defined as follows: • Priority level 0 corresponds to ‘masked’ (i.e. interrupt requests with priority 0 never lead to an interrupt). • Priority 1 corresponds to the lowest priority. • Priority 15 corresponds to the highest priority. Software interrupt support is provided and can be supplied for: • Testing RTOS (Real-Time Operating System) interrupt handling without using device-specific interrupt service routines. • Software emulation of an interrupt-requesting device, including interrupts. 6.16.2 Clock description The VIC is clocked by CLK_SYS_VIC, see Section 6.7.2. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |