LPC2921 datasheet(46/84 Pages) NXP

46 / 84 page

LPC2921_23_25_3

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 03 — 14 April 2010

46 of 84

NXP Semiconductors

LPC2921/2923/2925

ARM9 microcontroller with CAN, LIN, and USB

Triple output phases: For applications that require multiple clock phases two additional

clock outputs can be enabled by setting register P23EN to logic 1, thus giving three clocks

with a 120

° phase difference. In this mode all three clocks generated by the analog

section are sent to the output dividers. When the PLL has not yet achieved lock the

second and third phase output dividers run unsynchronized, which means that the phase

relation of the output clocks is unknown. When the PLL LOCK register is set the second

and third phase of the output dividers are synchronized to the main output clock CLKOUT

PLL, thus giving three clocks with a 120

° phase difference.

Direct output mode: In normal operating mode (with DIRECT set to logic 0) the CCO

clock is divided by 2, 4, 8 or 16 depending on the value on the PSEL[1:0] input, giving an

output clock with a 50 % duty cycle. If a higher output frequency is needed the CCO clock

can be sent directly to the output by setting DIRECT to logic 1. Since the CCO does not

directly generate a 50 % duty cycle clock, the output clock duty cycle in this mode can

deviate from 50 %.

Power-down control: A Power-down mode has been incorporated to reduce power

consumption when the PLL clock is not needed. This is enabled by setting the PD control

phase-frequency detector are stopped and the dividers enter a reset state. While in

Power-down mode the LOCK output is low, indicating that the PLL is not in lock. When

Power-down mode is terminated by clearing the PD control-register bit the PLL resumes

normal operation, and makes the LOCK signal high once it has regained lock on the input

clock.

6.15.2.3

Pin description

The CGU0 module in the LPC2921/2923/2925 has the pins listed in Table 25 below.

Fig 11. PLL block diagram

CCO

/ 2PDIV

P23

/ MDIV

002aad833

bypass

direct

clkout120

clkout240

clkout

input clock

PSEL bits

P23EN bit

MSEL bits

Table 25.

CGU0 pins

Symbol

Direction

Description

XOUT_OSC

OUT

Oscillator crystal output

XIN_OSC

Oscillator crystal input or external clock input

LPC2921 датащи(PDF) 46 Page - NXP Semiconductors

LPC2921 датащи(HTML) 46 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

датащи скачать

ссылки URL