PixArt Imaging Inc.

PAC107

All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.

22

PixArt Imaging Inc.

V1.4, Aug, 2005

Mode

SCON

SM2 VARIATION

0

10H

1

50H

2

90H

3

D0H

Single Processor

Equivalent

(SM2=0)

0

10H

1

50H

2

90H

3

D0H

Multi Processor

Equivalent

(SM2=1)

REN: Set/cleared by software to enable/disable reception.

TB8: The 9

RB8: The 9

In mode0, RB8 is not used.

TI: Transmit Interrupt flag. Set by hardware at the end of 8

beginning of the stop bit in other modes. Must be cleared by software.

RI: Receive Interrupt flag. Set by hardware at the end of 8

through the stop bit time in other modes (except see SM2). Must be cleared by

software.

Status

Address: C5h

bit 7

bit 0

(R1)

HIP

LIP

(R2)

SPTA1

SPRA1

SPTA0

SPRA0

(R1) : Power Fail Priority Interrupt Status

HIP : High Priority Interrupt Status

LIP : Low Priority Interrupt Status

(R2) : Crystal OSC Warm-up Status

SPTA1: Serial Port1 Transmit Activity Monitor

SPRA1: Serial Port1 Receive Activity Monitor

SPTA0: Serial Port0 Transmit Activity Monitor

SPRA0: Serial Port0 Receive Activity Monitor