ATmega32HVB datasheet(144/273 Pages) ATMEL

144 / 273 page

144

8042A–AVR–07/09

ATmega16HVB/32HVB

Notes:

1. The actual value depends on the actual frequency of the ”Ultra Low Power RC Oscillator” on

page 27. See ”Electrical Characteristics” on page 228.

2. Initial value.

3. An additional delay T

d can be expected after enabling the corresponding FET. This is related to

the initialization of the protection circuitry. For the Discharge High-Current protection, this

applies when enabling the Discharge FET. For Charge High-Current protection, this applies

when enabling the Charge FET. With nominal ULP frequency this delay is maximum 0.2 ms.

Note:

Due to synchronization of parameters between clock domains, a guard time of 3 ULP oscillator

cycles + 3 CPU clock cycles is required between each time the BPHCTR register is written. Any

writing to the BPHCTR register during this period will be ignored.

24.7.6

BPSCD – Battery Protection Short-circuit Detection Level Register

• Bits 7:0 – SCDL7:0: Short-circuit Detection Level

These bits sets the R

SENSE voltage level for detection of Short-circuit in the Discharge Direction,

as defined in Table 24-5 on page 145.

Note:

Due to synchronization of parameters between clock domains, a guard time of 3 ULP oscillator

cycles + 3 CPU clock cycles is required between each time the BPSCD register is written. Any

writing to the BPSCD register during this period will be ignored.

24.7.7

BPDOCD – Battery Protection Discharge-Over-current Detection Level Register

• Bits 7:0 – DOCDL7:0: Discharge Over-current Detection Level

These bits sets the R

SENSE voltage level for detection of Discharge Over-current, as defined in

Table 24-5 on page 145.

Note:

Due to synchronization of parameters between clock domains, a guard time of 3 ULP oscillator

cycles + 3 CPU clock cycles is required between each time the BPDOCD register is written. Any

writing to the BPDOCD register during this period will be ignored.

...

0x3E

(122 - 124 ms) + T

(3)

0x3F

(124 - 126 ms) + Td

(3)

Table 24-4.

High-current Protection Reaction Time. HCPT[5:0] with corresponding High-cur-

rent Delay Time.

High-current Protection Reaction Time(1)

Bit

765

4321

(0xF5)

SCDL[7:0]

BPSCD

Read/Write

R/W

Initial Value

111

1001

Bit

765

432

(0xF6)

DOCDL[7:0]

BPDOCD

Read/Write

R/W

Initial Value

ATmega32HVB датащи(PDF) 144 Page - ATMEL Corporation

ATmega32HVB датащи(HTML) 144 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL