AT91SAM9G20 datasheet(2/832 Pages) ATMEL

2 / 832 page

6384D–ATARM–04-May-09

AT91SAM9G20 Preliminary

– Mode for General Purpose 2-wire UART Serial Communication

• Periodic Interval Timer (PIT)

– 20-bit Interval Timer plus 12-bit Interval Counter

• Watchdog Timer (WDT)

– Key-protected, Programmable Only Once, Windowed 16-bit Counter Running at Slow Clock

• Real-time Timer (RTT)

– 32-bit Free-running Backup Counter Running at Slow Clock with 16-bit Prescaler

• One 4-channel 10-bit Analog-to-Digital Converter

• Three 32-bit Parallel Input/Output Controllers (PIOA, PIOB, PIOC)

– 96 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os

– Input Change Interrupt Capability on Each I/O Line

– Individually Programmable Open-drain, Pull-up Resistor and Synchronous Output

– All I/O Lines are Schmitt Trigger Inputs

• Peripheral DMA Controller Channels (PDC)

• One Two-slot MultiMedia Card Interface (MCI)

– SDCard/SDIO and MultiMediaCard™ Compliant

– Automatic Protocol Control and Fast Automatic Data Transfers with PDC

• One Synchronous Serial Controller (SSC)

– Independent Clock and Frame Sync Signals for Each Receiver and Transmitter

– I²S Analog Interface Support, Time Division Multiplex Support

– High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer

• Four Universal Synchronous/Asynchronous Receiver Transmitters (USART)

– Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation, Manchester Encoding/Decoding

– Support for ISO7816 T0/T1 Smart Card, Hardware Handshaking, RS485 Support

– Full Modem Signal Control on USART0

• Two 2-wire UARTs

• Two Master/Slave Serial Peripheral Interfaces (SPI)

– 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects

– Synchronous Communications

• Two Three-channel 16-bit Timer/Counters (TC)

– Three External Clock Inputs, Two Multi-purpose I/O Pins per Channel

– Double PWM Generation, Capture/Waveform Mode, Up/Down Capability

– High-Drive Capability on Outputs TIOA0, TIOA1, TIOA2

• One Two-wire Interface (TWI)

– Compatible with Standard Two-wire Serial Memories

– One, Two or Three Bytes for Slave Address

– Sequential Read/Write Operations

– Master, Multi-master and Slave Mode Operation

– Bit Rate: Up to 400 Kbits

– General Call Supported in Slave Mode

– Connection to Peripheral DMA Controller (PDC) Channel Capabilities Optimizes Data Transfers in Master Mode

• IEEE® 1149.1 JTAG Boundary Scan on All Digital Pins

• Required Power Supplies

– 0.9V to 1.1V for VDDBU, VDDCORE, VDDPLL

– 1.65 to 3.6V for VDDOSC

– 1.65V to 3.6V for VDDIOP (Peripheral I/Os)

– 3.0V to 3.6V for VDDUSB

– 3.0V to 3.6V VDDANA (Analog-to-digital Converter)

– Programmable 1.65V to 1.95V or 3.0V to 3.6V for VDDIOM (Memory I/Os)

• Available in a 217-ball LFBGA and 247-ball TFBGA RoHS-compliant Package

AT91SAM9G20 датащи(PDF) 2 Page - ATMEL Corporation

AT91SAM9G20 датащи(HTML) 2 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL