ATmega128 datasheet(107/386 Pages) ATMEL

107 / 386 page

107

2467S–AVR–07/09

ATmega128

Asynchronous

Operation of the

Timer/Counter

Asynchronous Status

• Bit 3 – AS0: Asynchronous Timer/Counter0

When AS0 is written to zero, Timer/Counter0 is clocked from the I/O clock, clk

I/O. When AS0 is

written to one, Timer/Counter is clocked from a crystal Oscillator connected to the Timer Oscilla-

tor 1 (TOSC1) pin. When the value of AS0 is changed, the contents of TCNT0, OCR0, and

TCCR0 might be corrupted.

• Bit 2 – TCN0UB: Timer/Counter0 Update Busy

When Timer/Counter0 operates asynchronously and TCNT0 is written, this bit becomes set.

When TCNT0 has been updated from the temporary storage register, this bit is cleared by hard-

ware. A logical zero in this bit indicates that TCNT0 is ready to be updated with a new value.

• Bit 1 – OCR0UB: Output Compare Register0 Update Busy

When Timer/Counter0 operates asynchronously and OCR0 is written, this bit becomes set.

When OCR0 has been updated from the temporary storage register, this bit is cleared by hard-

ware. A logical zero in this bit indicates that OCR0 is ready to be updated with a new value.

• Bit 0 – TCR0UB: Timer/Counter Control Register0 Update Busy

When Timer/Counter0 operates asynchronously and TCCR0 is written, this bit becomes set.

When TCCR0 has been updated from the temporary storage register, this bit is cleared by hard-

ware. A logical zero in this bit indicates that TCCR0 is ready to be updated with a new value.

If a write is performed to any of the three Timer/Counter0 Registers while its update busy flag is

set, the updated value might get corrupted and cause an unintentional interrupt to occur.

The mechanisms for reading TCNT0, OCR0, and TCCR0 are different. When reading TCNT0,

the actual timer value is read. When reading OCR0 or TCCR0, the value in the temporary stor-

age register is read.

Asynchronous

Operation of

Timer/Counter0

When Timer/Counter0 operates asynchronously, some considerations must be taken.

•

Warning: When switching between asynchronous and synchronous clocking of

Timer/Counter0, the Timer Registers TCNT0, OCR0, and TCCR0 might be corrupted. A

safe procedure for switching clock source is:

Disable the Timer/Counter0 interrupts by clearing OCIE0 and TOIE0.

Select clock source by setting AS0 as appropriate.

Write new values to TCNT0, OCR0, and TCCR0.

To switch to asynchronous operation: Wait for TCN0UB, OCR0UB, and TCR0UB.

Clear the Timer/Counter0 interrupt flags.

Enable interrupts, if needed.

•

The Oscillator is optimized for use with a 32.768 kHz watch crystal. Applying an external

clock to the TOSC1 pin may result in incorrect Timer/Counter0 operation. The CPU main

clock frequency must be more than four times the Oscillator frequency.

Bit

765

–

AS0

TCN0UB

OCR0UB

TCR0UB

ASSR

Read/Write

RRRR

R/W

Initial Value

ATmega128 датащи(PDF) 107 Page - ATMEL Corporation

ATmega128 датащи(HTML) 107 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL