поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

EM68932DVKB датащи(PDF) 9 Page - Etron Technology, Inc.

номер детали EM68932DVKB
подробное описание детали  4M x 32 Mobile DDR Synchronous DRAM (SDRAM)
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETRON [Etron Technology, Inc.]
домашняя страница  http://www.etron.com
Logo ETRON - Etron Technology, Inc.

EM68932DVKB датащи(HTML) 9 Page - Etron Technology, Inc.

Back Button EM68932DVKB Datasheet HTML 5Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 6Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 7Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 8Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 9Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 10Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 11Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 12Page - Etron Technology, Inc. EM68932DVKB Datasheet HTML 13Page - Etron Technology, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
EtronTech
EM68932DVKB
Etron Confidential
9
Rev. 1.0
Aug. 2009
Extended Mode Register Set (EMRS )
The Extended Mode Register is designed to support Partial Array Self Refresh and Driver Strength. The
EMRS cycle is not mandatory, and the EMRS command needs to be issued only when either PASR or DS
is used. The Extended Mode Register is written by asserting Low on CS , RAS , CAS , WE , and BA0 and
High on BA1 (the device should have all banks idle with no bursts in progress prior to writing into the
Extended Mode Register, and CKE should be High). Values stored in the register will be retained until the
register is reprogrammed, the device enters Deep Power Down mode, or power is removed from the
device. The state of address pins A0~A11 and BA0, BA1 in the same cycle in which CS , RAS , CAS
and WE are asserted Low is written into the Extended Mode Register. Two clock cycles, tMRD, are required
to complete the write operation in the Extended Mode Register. A0~A2 are used for Partial Array Self
Refresh and A5~A6 are used for Driver Strength. An automatic Temperature Compensated Self Refresh
function is included with a temperature sensor embedded into this device. A3~A4 are no longer used to
control this function; any inputs applied to A3~A4 during EMRS are ignored. All the other address pins,
A7~A11 and BA0, must be set to Low for proper EMRS operation. Refer to the tables below for specific
codes. If the user does not write values to the Extended Mode Register, DS defaults to Full Strength; and
PASR defaults to the Full Array.
Table 6. Extend Mode Register Bitmap
BA1 BA0 A11 A10 A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
Address Field
1
0
0
0
0
DS
0
0
PASR
Extended Mode Register
A6
A5
Drive Strength
A2 A1 A0 Partial Array Self Refresh Coverage
0
0
Full Strength
0
0
0
Full Array (All Banks)
0
1
1/2 Strength
0
0
1
Half of Full Array (BA1=0)
1
0
1/4 Strength
0
1
0
Quarter of Full Array (BA1=BA0=0)
1
1
1/8 Strength
0
1
1
Reserved
100
Reserved
101
Reserved
110
Reserved
111
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com