поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

33784 датащи(PDF) 24 Page - Freescale Semiconductor, Inc

номер детали 33784
подробное описание детали  DSI 2.02 Sensor Interface
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

33784 датащи(HTML) 24 Page - Freescale Semiconductor, Inc

Back Button 33784 Datasheet HTML 20Page - Freescale Semiconductor, Inc 33784 Datasheet HTML 21Page - Freescale Semiconductor, Inc 33784 Datasheet HTML 22Page - Freescale Semiconductor, Inc 33784 Datasheet HTML 23Page - Freescale Semiconductor, Inc 33784 Datasheet HTML 24Page - Freescale Semiconductor, Inc 33784 Datasheet HTML 25Page - Freescale Semiconductor, Inc 33784 Datasheet HTML 26Page - Freescale Semiconductor, Inc 33784 Datasheet HTML 27Page - Freescale Semiconductor, Inc 33784 Datasheet HTML 28Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 30 page
background image
Analog Integrated Circuit Device Data
24
Freescale Semiconductor
33784
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
Figure 17. Format Control Command and Response Format
FORMAT CONTROL REGISTERS
The enhanced DSI Register locations are shown in
Figure 9. The ADDR bits in the Format Control Command
select the Format Control Register to which data is written or
from which data is read. The data is 4 bits.
Table 9. Format Control Registers
CRC POLYNOMIAL
The CRC Taps control the feedback for the CRC
Polynomial. The MSB represents the X3 bit. The LSB
represents X0 or the value 1 if set or 0 if not set. The standard
DSI CRC of X4+1 would be obtained by loading 0001 into the
Format register 0. The X4 pin is always considered on, so
nothing has to be done for it. On a reset or clear, the standard
DSI CRC taps are loaded into these registers.
SEED
The Seed is the starting value loaded into the CRC
checking registers before each transaction starts. The default
DSI seed of 1010 would be selected by loading 1010 into
control register 2. On reset or clear, the standard DSI seed is
loaded into this register.
SHORT-WORD DATA LENGTH
The Short-Word Data Length controls the number of bits of
data in a short word. This can be set to 8 or 10. On a reset or
clear, the value in this register defaults to 8. If a number other
than 8 or 10 is written to the register, it is ignored and the
contents of the register are not changed. The standard DSI
short-word data length would be set by loading 1000 into this
register.
FORMAT SELECTION
The Format selection determines whether the standard
DSI values will be used or the values in the Format register.
The switch to the values in the format registers occurs when
1111 is successfully written to control register 7 in a single
command. If the register is currently cleared, and one of the
data bits is not received as a logic [1], the data in the register
will remain all zeroes and the device will not use the Format
register settings. A switch back to standard DBUS occurs
when a ‘0000’ is successfully written to control register 7. If
the registers bits are all set, and one of the bits is received as
a logic [1], the value of the bits in the register will remain 1111
and the switch back to Standard DSI values will not occur.
This is done to reduce the possibility of switching operation
modes due to a corrupted command. When using the Format
Register settings, any command to change them, other than
this register back to 0000, will be ignored.
Data
Address
Command
Word Type
R/W
ADD
R2
ADD
R1
ADD
R0
Data
3
Data
2
Data
1
Data
0
A3
A2
A1
A0
1010
LW & ELW
Not Valid
SW & ESW (8-bit)
Not Valid
ESW (10-bit)
Response
Word Type
A3
A2
A1
A0
0000
R/W
ADD
R2
ADD
R1
ADD
R0
DAT
A3
DAT
A2
DAT
A1
DAT
A0
LW & ELW
No Response
SW & ESW (8-bit)
No Response
ESW (10-bit)
Legend
A[3:0] = Address bits. The address of the selected device.
R/W = Controls if this is a read or write. Write = 1.
ADDR[2:0] = Pointer to Format control register which is to be accessed.
DATA[3:0] = Data to read from or write to in the pointed to Format
Control Register.
Format Control
Register Address
Description
0
CRC Polynomial
1
Reserved
2
Seed
3
Reserved
4
Reserved
5
Short-Word Data Length
6
Reserved
7
Format Selection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com