| поискавой системы для электроныых деталей |
|
STM32F103xC датащи(PDF) 82 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F103xC датащи(HTML) 82 Page - STMicroelectronics |
|
82 / 123 page ![]() Electrical characteristics STM32F103xC, STM32F103xD, STM32F103xE 82/123 Doc ID 14611 Rev 7 Static latch-up Two complementary static tests are required on six parts to assess the latch-up performance: ● A supply overvoltage is applied to each power supply pin ● A current injection is applied to each input, output and configurable I/O pin These tests are compliant with EIA/JESD 78A IC latch-up standard. 5.3.13 I/O port characteristics General input/output characteristics Unless otherwise specified, the parameters given in Table 45 are derived from tests performed under the conditions summarized in Table 10. All I/Os are CMOS and TTL compliant. Table 44. Electrical sensitivities Symbol Parameter Conditions Class LU Static latch-up class TA +105 °C conforming to JESD78A II level A Table 45. I/O static characteristics Symbol Parameter Conditions Min Typ Max Unit VIL Input low level voltage TTL ports –0.5 0.8 V VIH Standard IO input high level voltage 2 VDD+0.5 IO FT(1) input high level voltage 2 5.5V VIL Input low level voltage CMOS ports –0.5 0.35 VDD V VIH Input high level voltage 0.65 VDD VDD+0.5 Vhys Standard IO Schmitt trigger voltage hysteresis(2) 200 mV IO FT Schmitt trigger voltage hysteresis(2) 5% VDD (3) mV Ilkg Input leakage current (4) VSS VIN VDD Standard I/Os 1 µA VIN= 5 V, I/O FT 3 RPU Weak pull-up equivalent resistor(5) VIN VSS 30 40 50 k RPD Weak pull-down equivalent resistor(5) VIN VDD 30 40 50 k CIO I/O pin capacitance 5 pF 1. FT = Five-volt tolerant. 2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production. 3. With a minimum of 100 mV. 4. Leakage could be higher than max. if negative current is injected on adjacent pins. 5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order) . |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |