| поискавой системы для электроныых деталей |
|
MPC5565 датащи(PDF) 26 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5565 датащи(HTML) 26 Page - Freescale Semiconductor, Inc |
|
26 / 54 page ![]() MPC5565 Microcontroller Data Sheet, Rev. 2.0 Electrical Characteristics Freescale Semiconductor 26 Figure 4. Pad Output Delay 3.13 AC Timing 3.13.1 Reset and Configuration Pin Timing 3 The output delay, and the rise and fall, are calculated to 20% or 80% of the respective signal. 4 The output delay is shown in Figure 4. To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay. 5 This parameter is guaranteed by characterization rather than 100% tested. Table 19. Reset and Configuration Pin Timing 1 1 Reset timing specified at: V DDEH = 3.0–5.25 V and TA = TL to TH. Spec Characteristic Symbol Min. Max. Unit 1 RESET pulse width tRPW 10 — tCYC 2 RESET glitch detect pulse width tGPW 2— tCYC 3 PLLCFG, BOOTCFG, WKPCFG, RSTCFG setup time to RSTOUT valid tRCSU 10 — tCYC 4 PLLCFG, BOOTCFG, WKPCFG, RSTCFG hold time from RSTOUT valid tRCH 0— tCYC VDD ÷ 2 VOH VOL Rising-edge out delay Falling-edge Pad internal data Pad output out delay input signal |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |