AD9520-5SLASHPCBZ datasheet(41/80 Pages) AD

41 / 80 page

AD9520-5

Rev. 0 | Page 41 of 80

The duty cycle at the output of the channel divider for various

configurations is shown in Table 30 to Table 33.

Table 30. Channel Divider Output Duty Cycle with VCO

Divider ≠ 1; Input Duty Cycle Is 50%

VCO

Divider

Output Duty Cycle

N + M + 2

Disable Div

DCC = 1

Disable Div

DCC = 0

Even

Channel

divider

bypassed

50%

Odd = 3

Channel

divider

bypassed

33.3%

50%

Odd = 5

Channel

divider

bypassed

40%

50%

Even, odd

Even

(N + 1)/(N + M + 2)

50%, requires

M = N

Even, odd

Odd

(N + 1)/(N + M + 2)

50%, requires

M = N + 1

Table 31. Channel Divider Output Duty Cycle with VCO

Divider ≠ 1; Input Duty Cycle Is X%

VCO

Divider

Output Duty Cycle

N + M + 2

Disable Div

DCC = 1

Disable Div DCC = 0

Even

Channel

divider

bypassed

50%

Odd = 3

Channel

divider

bypassed

33.3%

(1 + x%)/3

Odd = 5

Channel

divider

bypassed

40%

(2 + x%)/5

Even

(N + 1)/

(N + M + 2)

50%, requires M = N

Even

Odd

(N + 1)/

(N + M + 2)

50%, requires M = N + 1

Odd = 3

Even

(N + 1)/

(N + M + 2)

50%, requires M = N

Odd = 3

Odd

(N + 1)/

(N + M + 2)

(3N + 4 + x%)/(6N + 9),

requires M = N + 1

Odd = 5

Even

(N + 1)/

(N + M + 2)

50%, requires M = N

Odd = 5

Odd

(N + 1)/

(N + M + 2)

(5N + 7 + x%)/(10N + 15),

requires M = N + 1

Table 32. Channel Divider Output Duty Cycle When the

VCO Divider Is Enabled and Set to 1

Input

Clock

Duty Cycle

Output Duty Cycle

N + M + 2

Disable Div

DCC = 1

Disable Div DCC = 0

Any

Even

(N + 1)/

(M + N + 2)

50%, requires M = N

50%

Odd

(N + 1)/

(M + N + 2)

50%, requires M = N + 1

Odd

(N + 1)/

(M + N + 2)

(N + 1 + x%)/(2 × N + 3),

requires M = N + 1

Note that the channel divider must be enabled when the VCO

divider = 1.

Table 33. Channel Divider Output Duty Cycle When the

VCO Divider Is Bypassed

Input

Clock

Duty Cycle

Output Duty Cycle

N + M + 2

Disable Div

DCC = 1

Disable Div DCC = 0

Any

Channel

divider

bypassed

Same as input

duty cycle

Same as input duty

cycle

Any

Even

(N + 1)/

(M + N + 2)

50%, requires M = N

50%

Odd

(N + 1)/

(M + N + 2)

50%, requires M = N + 1

Odd

(N + 1)/

(M + N + 2)

(N + 1 + x%)/(2 × N + 3),

requires M = N + 1

If the CLK input is routed directly to the output, the duty cycle of

the output is the same as the CLK input.

Phase Offset or Coarse Time Delay

Each channel divider allows for a phase offset, or a coarse time

delay, to be programmed by setting register bits (see Table 34).

These settings determine the number of cycles (successive rising

edges) of the channel divider input frequency by which to offset, or

delay, the rising edge of the output of the divider. This delay is

with respect to a nondelayed output (that is, with a phase offset

of zero). The amount of the delay is set by five bits loaded into

the phase offset (PO) register plus the start high (SH) bit for

each channel divider. When the start high bit is set, the delay is

also affected by the number of low cycles (M) programmed for

the divider.

It is necessary to use the SYNC function to make phase offsets

effective (see the Synchronizing the Outputs— Function

section).

Table 34. Setting Phase Offset and Division

Divider

Start

High (SH)

Phase

Offset (PO)

Low Cycles

High Cycles

0x191[4]

0x191[3:0]

0x190[7:4]

0x190[3:0]

0x194[4]

0x194[3:0]

0x193[7:4]

0x193[3:0]

0x197[4]

0x197[3:0]

0x196[7:4]

0x196[3:0]

0x19A[4]

0x19A[3:0]

0x199[7:4]

0x199[3:0]

AD9520-5/PCBZ датащи(PDF) 41 Page - Analog Devices

AD9520-5/PCBZ датащи(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

датащи скачать

ссылки URL