поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

4501 датащи(PDF) 39 Page - Renesas Technology Corp

номер детали 4501
подробное описание детали  4-BIT CISC SINGLE-CHIP MICROCOMPUTER 4500 SERIES
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

4501 датащи(HTML) 39 Page - Renesas Technology Corp

Back Button 4501 Datasheet HTML 35Page - Renesas Technology Corp 4501 Datasheet HTML 36Page - Renesas Technology Corp 4501 Datasheet HTML 37Page - Renesas Technology Corp 4501 Datasheet HTML 38Page - Renesas Technology Corp 4501 Datasheet HTML 39Page - Renesas Technology Corp 4501 Datasheet HTML 40Page - Renesas Technology Corp 4501 Datasheet HTML 41Page - Renesas Technology Corp 4501 Datasheet HTML 42Page - Renesas Technology Corp 4501 Datasheet HTML 43Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 212 page
background image
1-27
4501 Group
HARDWARE
Rev.2.01
Feb 07, 2005
REJ09B0192-0201
FUNCTION BLOCK OPERATIONS
Fig. 22 Timers structure
16-bit timer (WDT)
116
Instruction clock
Q
S
Q
T
D
WDF2
ORCLK
XIN
1/4
1/16
W13
0
1
0
1
W12
Division circuit
divided by 8
divided by 4
divided by 2
P12/CNTR
P12 output
0
1
W60
0
1
W23
(TR1AB)
T1F
T2F
(TAB1)
0
1
W11
W21,W20
11
10
01
00
1/2
0
1
W61
1/2
(T2AB)
(TAB2)
(TAB1)
(TAB2)
(Note 2)
(Note 2)
T1AB
T1AB
MR3, MR2
00
01
10
11
W10
0
1
Q
R
S
0
1
I12
0
1
I11
P13/INT
(Note 1)
I10
W22
Timer 1 underflow signal
I13
R
Q
R
S
WEF
Reset signal
(Note 5)
DWDT instruction
+
WRST instruction
(Note 4)
R
WDF1
WRST instruction
(Note 3)
Timer 1 (8)
Timer 1
interrupt
Reload register R1 (8)
Register B Register A
Timer 2 (8)
Reload register R2 (8)
Register B Register A
Timer 2
interrupt
Data is set automatically from each reload
register when timer 1 or 2 underflows
(auto-reload function)
Notes 1: Timer 1 count start synchronous circuit is set
by the valid edge of P13/INT pin selected by
bits 1 (I11) and 2 (I12) of register I1.
2: Count source is stopped by clearing to “0.”
3: When the WRST instruction is executed at
WDF1 flag = “1,” WDF1 flag is cleared to “0”
and the next instruction is skipped.
When the WRST instruction is executed at
WDF1 flag = “0,” skip is not executed.
4: When the DWDT and WRST instructions are
executed continuously, WEF flag is cleared to
“0” and reset by watchdog timer is not executed.
5: The WEF flag is set to “1” at system reset or
RAM back-up mode.
Instruction clock
Internal clock
generating circuit
(divided by 3)
Prescaler
One-sided edge
detection circuit
Both edges
detection circuit
Falling
Rising
Clock
generation
circuit
System clock
Timer 1 underflow signal
Timer 2 underflow signal
Reset signal
Watchdog
reset signal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com