поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HD404339FS датащи(PDF) 28 Page - Renesas Technology Corp

номер детали HD404339FS
подробное описание детали  microcomputer with large-capacity memory designed to
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD404339FS датащи(HTML) 28 Page - Renesas Technology Corp

Back Button HD404339FS Datasheet HTML 24Page - Renesas Technology Corp HD404339FS Datasheet HTML 25Page - Renesas Technology Corp HD404339FS Datasheet HTML 26Page - Renesas Technology Corp HD404339FS Datasheet HTML 27Page - Renesas Technology Corp HD404339FS Datasheet HTML 28Page - Renesas Technology Corp HD404339FS Datasheet HTML 29Page - Renesas Technology Corp HD404339FS Datasheet HTML 30Page - Renesas Technology Corp HD404339FS Datasheet HTML 31Page - Renesas Technology Corp HD404339FS Datasheet HTML 32Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 80 page
background image
HD404339 Series
26
Oscillator Circuit
Figure 18 shows a block diagram of the clock generation circuit. The system clock frequency of the
oscillator connected to OSC
1 and OSC2 can be selected by system clock selection registers 1 and 2 (SSR1,
2: $027, $028) as shown in figures 20 and 21.
The system clock division ratio can be set by software to be 1/4, 1/8, 1/16, or 1/32. The subsystem clock
division ratio can be set by software to be 1/4 or 1/8.
OSC2
OSC1
X1
X2
System
oscillator
Sub-
system
oscillator
1/4, 1/8,
1/16, or
1/32
division
circuit
Timing
generator
circuit
System
clock
selection
CPU with ROM,
RAM, registers,
flags, and I/O
Peripheral
function
interrupt
Time-base
interrupt
Time-base
clock
selection
1/8 or 1/4
division
circuit
Timing
generator
circuit
Timing
generator
circuit
1/8
division
circuit
fW
fSUB
tsubcyc
LSON
TMA3
fcyc
tcyc
fOSC
fX
tWcyc
øCPU
øPER
øCLK
Notes: 1.
2.
The system clock division ratio can be selected by setting bit 1 or 0 of the system
clock select register 2 (SSR2: $028).
The system clock division ratio can be selected by setting bit 2 of the system
clock select register 1 (SSR1: $027).
*1
*2
Figure 18 Clock Generation Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com