STW4811MBRASLASHLF datasheet(74/86 Pages) STMICROELECTRONICS

номер детали	STW4811MBRA/LF

подробное описание детали	Power management for multimedia processors

PDF	86 Pages

Scroll/Zoom	100%

производитель	STMICROELECTRONICS [STMicroelectronics]

домашняя страница	http://www.st.com

Logo

74 / 86 page

STw4811M/STw4811N

Electrical and timing characteristics

73/85

5.6

SD/MMC/SDIO card interface

Settling time

OFF->ON

IOUT = 0mA

µs

Discharge time

ON>OFF

IOUT = 0mA

400

µs

From 4.8 V to 5.5 V, charge pump is “Off” and no OTG feature is provided

Guaranteed by design

Table 51.

USB OTG transceiver (continued)

Symbol

Description

Test conditions

Min.

Typ.

Max.

Units

Table 52.

SD/MMC/SDIO card interface

Symbol

Description

Test conditions

Min.

Typ.

Max.

Units

VMMC regulator specifications (’pdn_vmmc’ = 1)

VIN

Input voltage

VOUT = 3.3 V

VOUT = 3 V

VOUT = 2.85 V

VOUT = 2.7 V

VOUT = 2.6 V

VOUT = 1.8/1.85 V

3.55

3.25

3.1

2.95

2.85

2.7

3.6

5.5

VOUT

Output voltage

-3%

3.3

2.85

2.7

2.6

1.85

1.8

+3%

IOUT

Output current

150

ISHORT

Short circuit

current limitation

240

360

600

Quiescent current

IOUT = 0 mA

µA

ILKG

Power-down

current

’pdn_vmmc’ = 0

µA

PSRR(1)

Power supply

rejection

IOUT = 150 mA

Vpp = 0.3 V

f < 20 kHz

LIR

(1)

Line regulation

VOUT=2.85 V

VBAT: [3.1; 4.8]V

5mV

LDR

(1)

Load regulation

VOUT=2.85 V

IOUT= [1; 150] mA

LIRT

Transient line

regulation

VOUT=2.85 V

VBAT: 3.1 to 3.4V

tR = tF = 10 µs.

2mV

STW4811MBRA/LF датащи(PDF) 74 Page - STMicroelectronics

STW4811MBRA/LF датащи(HTML) 74 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

датащи скачать

ссылки URL