поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX27L датащи(PDF) 76 Page - Freescale Semiconductor, Inc

номер детали IMX27L
подробное описание детали  Multimedia Applications
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX27L датащи(HTML) 76 Page - Freescale Semiconductor, Inc

Back Button IMX27L Datasheet HTML 72Page - Freescale Semiconductor, Inc IMX27L Datasheet HTML 73Page - Freescale Semiconductor, Inc IMX27L Datasheet HTML 74Page - Freescale Semiconductor, Inc IMX27L Datasheet HTML 75Page - Freescale Semiconductor, Inc IMX27L Datasheet HTML 76Page - Freescale Semiconductor, Inc IMX27L Datasheet HTML 77Page - Freescale Semiconductor, Inc IMX27L Datasheet HTML 78Page - Freescale Semiconductor, Inc IMX27L Datasheet HTML 79Page - Freescale Semiconductor, Inc IMX27L Datasheet HTML 80Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 122 page
background image
i.MX27/iMX27L Data Sheet, Advance Information, Rev. 1
76
Preliminary—Subject to Change Without Notice
Freescale Semiconductor
Signal Descriptions
NOTE
SDR SDRAM CLK parameters are being measured from the 50%
point—that is, high is defined as 50% of signal value and low is defined as
50% of signal value. SD1 + SD2 does not exceed 7.5 ns for 133 MHz.
The timing parameters are similar to the ones used in SDRAM data
sheets—that is, Table 36 indicates SDRAM requirements. All output signals
are driven by the ESDCTL at the negative edge of SDCLK and the
parameters are measured at maximum memory frequency.
SD6
Address setup time
tAS
2.0
—
ns
SD7
Address hold time
tAH
1.8
—
ns
SD8
SDRAM access time
tAC
—
6.47
ns
SD9
Data out hold time1
tOH
1.8
—
ns
SD10
Active to read/write command period
tRC
10
—
clock
1 Timing parameters are relevant only to SDR SDRAM. For the specific DDR SDRAM data related timing
parameters, see Table 40 and Table 41.
Table 36. DDR/SDR SDRAM Read Cycle Timing Parameters (continued)
ID
Parameter
Symbol
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com