поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

ST10R272L датащи(PDF) 66 Page - STMicroelectronics

номер детали ST10R272L
подробное описание детали  16-BIT LOW VOLTAGE ROMLESS MCU WITH MAC
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10R272L датащи(HTML) 66 Page - STMicroelectronics

Back Button ST10R272L Datasheet HTML 62Page - STMicroelectronics ST10R272L Datasheet HTML 63Page - STMicroelectronics ST10R272L Datasheet HTML 64Page - STMicroelectronics ST10R272L Datasheet HTML 65Page - STMicroelectronics ST10R272L Datasheet HTML 66Page - STMicroelectronics ST10R272L Datasheet HTML 67Page - STMicroelectronics ST10R272L Datasheet HTML 68Page - STMicroelectronics ST10R272L Datasheet HTML 69Page - STMicroelectronics ST10R272L Datasheet HTML 70Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 77 page
background image
66/77
ST10R272L - ELECTRICAL CHARACTERISTICS
16.3.5
CLKOUT and READY/READY
VDD = 3.3 V ± 0.3 V
VSS = 0 V
TA = -40 to +85 °C
CL = 50 pF
Parameter
Symbol
Max. CPU Clock
= 50 MHz
Variable CPU Clock
1/2TCL = 1 to 50 MHz
min.
max.
min.
max.
CLKOUT cycle time
t29 CC 20
20
2TCL
2TCL
ns
CLKOUT high time
t30 CC 5
–
TCL – 5
–
ns
CLKOUT low time
t31 CC 5
–
TCL – 5
–
ns
CLKOUT rise time1)
1) Measured between 0.3 and 2.7 volts
t32 CC –
31
–
31
ns
CLKOUT fall time1
t33 CC –
31
–
31
ns
CLKOUT rising edge to
ALE falling edge
t34 CC -3 + tA
5 +
tA
-3 +
tA
5 +
tA
ns
Synchronous READY
setup time to CLKOUT
t35 SR 9
–
9
–
ns
Synchronous READY
hold time after CLKOUT
t36 SR 0
–
0
–
ns
Asynchronous READY
low time
t37 SR 27
–
2TCL + 7
–
ns
Asynchronous READY
setup time2)
2) These timings assure recognition at a specific clock edge for test purposes only.
t58 SR 9
–
9
–
ns
Asynchronous READY
hold time2
t59 SR 0
–
0
–
ns
Async. READY hold time
after RD, WR high (Demulti-
plexed Bus)3)2
3) Demultiplexed bus is the worst case. For multiplexed bus, 2TCL should be added
to the maximum values. This adds even more time for deactivating READY.
2tA and tC refer to the following bus cycle, tF refers to the current bus cycle.
t60 SR 0
0
+ 2
tA+ tc+ tF
3
0TCL - 10
+ 2
tA+ tc+ tF
3
ns
Table19CLKOUT and READY/READY
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com