поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM32F101C4 датащи(PDF) 63 Page - STMicroelectronics

номер детали STM32F101C4
подробное описание детали  Low-density access line, ARM®-based 32 bit MCU with 16 or 32 KB Flash, 5 timers, ADC and 4 communication interfaces
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F101C4 датащи(HTML) 63 Page - STMicroelectronics

Back Button STM32F101C4 Datasheet HTML 59Page - STMicroelectronics STM32F101C4 Datasheet HTML 60Page - STMicroelectronics STM32F101C4 Datasheet HTML 61Page - STMicroelectronics STM32F101C4 Datasheet HTML 62Page - STMicroelectronics STM32F101C4 Datasheet HTML 63Page - STMicroelectronics STM32F101C4 Datasheet HTML 64Page - STMicroelectronics STM32F101C4 Datasheet HTML 65Page - STMicroelectronics STM32F101C4 Datasheet HTML 66Page - STMicroelectronics STM32F101C4 Datasheet HTML 67Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 87 page
background image
DocID15058 Rev 6
63/87
STM32F101x4, STM32F101x6
Electrical characteristics
86
SPI interface characteristics
Unless otherwise specified, the parameters given in Table 40 are derived from tests
performed under the ambient temperature, fPCLKx frequency and VDD supply voltage
conditions summarized in Table 8.
Refer to Section 5.3.12: I/O current injection characteristics for more details on the
input/output alternate function characteristics (NSS, SCK, MOSI, MISO).
Table 40. SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
0
18
MHz
Slave mode
0
18
tr(SCK)
tf(SCK)
SPI clock rise and fall
time
Capacitive load: C = 30 pF
8
ns
tsu(NSS)(1)
1. Based on characterization, not tested in production.
NSS setup time
Slave mode
4 tPCLK
-
th(NSS)(1)
NSS hold time
Slave mode
73
-
tw(SCKH)(1)
tw(SCKL)(1)
SCK high and low time
Master mode, fPCLK = 36 MHz,
presc = 4
50
60
tsu(MI) (1)
Data input setup time
Master mode
SPI
1
-
tsu(SI)(1)
Data input setup time
Slave mode
-1
-
th(MI) (1)
Data input hold time
Master mode
SPI
1
-
th(SI)(1)
Data input
hold time
Slave mode
-
3
-
ta(SO)(1)(2)
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate
the data.
Data output access time
Slave mode, fPCLK = 36 MHz,
presc = 4
055
Slave mode, fPCLK = 24 MHz
0
4 tPCLK
tdis(SO)(1)(3)
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put
the data in Hi-Z
Data output disable time Slave mode
10
tv(SO) (1)
Data output valid time
Slave mode (after enable edge)
-
25
tv(MO)(1)
Data output valid time
Master mode (after enable
edge)
-
3
th(SO)(1)
Data output hold time
Slave mode (after enable edge)
25
-
th(MO)(1)
Master mode (after enable
edge)
4-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com